

Transient Voltage Suppressor

Features

- Solid-state silicon-avalanche technology
- 400Watts Peak Pulse Power per Line (t_p=8/20µs)
- Low operating and clamping voltage
- Up to four I/O Lines of Protection
- Ultra low capacitance:1.5pF
- Low Leakage
- Low operating voltage:5V

IEC COMPATIBILITY (EN61000-4)

- IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact)
- IEC 61000-4-4 (EFT) 40A (5/50ns)
- IEC 61000-4-5 (Lightning) 20A (8/20µs)

Mechanical Characteristics

- SOT-23-6L package
- Molding compound flammability rating: UL 94V-0
- Marking: Marking Code
- Packaging: Tape and Reel
- RoHS/WEEE Compliant

Applications

- Video/Graphics Card
- Handheld & Portable Electronics
- PC/Notebook USB2.0/IEEE1394 ports
- 10/100/1000 Ethernet
- DVI interfaces
- Wireless data (WAN/LAN) systems

Circuit Diagram



Schematic & PIN Configuration







Absolute Maximum Rating						
Rating	Symbol	Value	Units			
Peak Pulse Power (t _p =8/20µs)	P _{PP}	400	Watts			
Peak Pulse Current (t _p =8/20µs)	I _{pp}	20	А			
Operating Temperature	TJ	-55 to + 125	°C			
Storage Temperature	T _{STG}	-55 to +150	°C			

Electrical Parameters (T=25°C)

Symbol	Parameter	
PP	Maximum Reverse Peak Pulse Current	
Vc	Clamping Voltage @ IPP	
Vrwm	Working Peak Reverse Voltage	
IR	Maximum Reverse Leakage Current @ VRWM	
Vbr	Breakdown Voltage @ I⊤	
Iτ	Test Current	
lf	Forward Current	
VF	Forward Voltage @ IF	



Electrical Characteristics

WS05-4RUL						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}	Pin5 to pin2			5.0	V
Reverse Breakdown Voltage	V _{BR}	I _T =1mA Pin 5 to pin2	6.0			V
Reverse Leakage Current	I _R	V _{RWM} =5V, T=25°C Pin 5 to pin2			5	μ A
Forward Voltage	VF	I⊤=10mA			1.2	
Clamping Voltage	Vc	I _{PP} =5A, t _p =8/20µs I/O pin to GND		16.5	19	V
		V _R = 0V, f = 1MHz I/O pin to GND		3		pF
Junction Capacitance	Cj	V _R = 0V, f = 1MHz Between I/O pins		1.5		pF

Typical Characteristics



Figure 2: Power Derating Curve



Figure 3: Pulse Waveform



Figure 5: Capacitance vs. Reverse Voltage



Figure 4: Clamping Voltage vs. Peak Pulse Current



Figure 6: Forward Voltage vs. Forward Current



Application Information

Device Connection Options for Protection of Four High-Speed Data Lines

The WS05-4RUL TVS is designed to protect four data lines from transient over-voltages by clamping them to a fixed reference. When the voltage on the protected line exceeds the reference voltage (plus diode V_F) the steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. Data lines are connected at pins 1, 3, 4 and 6. The negative reference (R_{EF1}) is connected at pin 2. This pin should be connected directly to a ground plane on the board for best results. The path length is kept as short as possible to minimize parasitic inductance. The positive reference (R_{EF2}) is connected at pin 5. The options for connecting the positive reference are as follows:

 To protect data lines and the power line, connect pin 5 directly to the positive supply rail (V_{cc}). In this configuration the data lines are referenced to the supply voltage. The internal TVS diode prevents over- voltage to the supply rail.

2. The WS05-4RUL can be isolated from the power supply by adding a series resistor between pin 5

and V_{CC} . A value of 100k Ω is recommended. The internal TVS and steering diodes remains biased, providing the advantage of lower capacitance.



Data Line and Power Supply Protection Using V_{CC} as reference

Data Line Protection with Bias and Power Supply Isolation Resistor

I/O I/O Vcc WS05-4RUL WS05-4RUL I00k



3. In applications where no positive supply reference is available, or complete supply isolation is desired, the internal TVS may be used as the reference. In this case, pin 5 is not connected. The steering diodes will begin to conduct when the voltage on the protected line exceeds the working voltage of the TVS (plus one diode drop).

Data Line Protection Using Internal TVS Diode as Reference I/O I/O





Typical Applications

Video Interface Protection

Video interfaces are susceptible to transient voltages resulting from electrostatic discharge (ESD) and "hot plugging" cables. If left unprotected, the video interface IC may be damaged or even destroyed. Protecting a high-speed video port presents some unique challenges. First, any added protection device must have extremely low capacitance and low leakage current so that the integrity of the video signal is not compromised. Second, the protection component must be able to absorb high voltage transients without damage or degradation. As a minimum, the device should be rated to handle ESD voltages per IEC 61000-4-2, level 4 (±15kV air, ±8kV contact). The clamping voltage of the device (when conducting high current ESD pulses) must be sufficiently low enough to protect the sensitive CMOS IC. If the clamping voltage is too high, the "protected" device may latch-up or be destroyed. Finally, the device must take up a relatively small amount of board space, particularly in portable applications such as notebooks and handhelds. The WS05-4RUL is designed to meet or exceed all of the above criteria. A typical video interface protection circuit is shown in Figure 1. All exposed lines are protected including R, G, B, H-Sync, V-Sync , and the ID lines for plug and play monitors.



Figure 1 Video Interface Protection

Figure 2 Dual USB Port Protection

Universal Serial Bus ESD Protection

The WS05-4RUL may also be used to protect the USB ports on monitors, computers, peripherals or portable systems. Each device will protect up to two USB ports (Figure 2). When the voltage on the data lines exceed the bus voltage (plus one diode drop), the internal rectifiers are forward biased conducting the transient current away from the protected controller chip. The TVS diode directs the surge to ground. The TVS diode also acts to suppress ESD strikes directly on the voltage bus. Thus, both power and data pins are protected with a single device.

10/100 Ethernet Protection

Ethernet ICs are vulnerable to damage from electrostatic discharge (ESD). The internal protection in the PHY chip, if any, often is not enough due to the high energy of the discharges specified by IEC 61000-4-2. If the discharge is catastrophic, it will destroy the protected IC. If it is less severe, it will cause latent failures that are very difficult to find.

10/100 Ethernet operates at 125MHz clock over a twisted pair interface. In a typical system, the twisted pair interface for each port consists of two differential signal pairs: one for the transmitter and one for the receiver, with the transmitter input being the most sensitive to damage. The fatal discharge occurs differentially across the transmit or receive line pair and is capacitively coupled through the transformer to the Ethernet chip. Figure 3 shows how to design the WS05-4RUL on the line side of a 10/100 Ethernet port to provide differential mode protection. The common mode isolation of the transformer will provide common mode protection to the rating of the transformer isolation which is usually >1.5kV. If more common mode protection is needed, figure 4 shows how to design the WS05-4RUL on the IC side of the 10/100 Ethernet circuit to provide differential and common mode protection. The WS05-4RUL can not be grounded on the line side because the hi-pot test requires the line side not to be grounded.



10/100 Ethernet Differential and Common Mode Protection

Outline Drawing – SOT-23-6L



Marking Codes

Part Number	WS05-4RUL
Marking Code	05U

CONTACT INFORMATION

SHANGHAI CHANGYUAN WAYON CIRCUIT PROTECTION CO., LTD.

No.1001, Shiwan(7) Road, Pudong District, Shanghai, P.R.China.201202 Tel: 86-21-50310888 Fax: 86-21-50757680 Email: market@way-on.com WAYON website: http://www.way-on.com

For additional information, please contact your local Sales Representative.

(WAY-ON) ® and (1977) ® are registered trademarks of Wayon Corporation.