


SMD POWER COIL-JNR 5040H



FEATURES

- 1. This specification applies Low Profile Power Inductors.
- 2. 100% Lead(Pb) & Halogen-Free and RoHS compliant.
- 3. Operating temperature :-40~+125°C (Including self temperature rise)

DIMENSIONS (mm)




Dort No.	Inductance	Size (mm)					
Part No. Inductan		Α	В	С	D	E	
JNR 5040H	≤10 uH	4.95 ± 0.2	4.95 ± 0.2	3.9 ± 0.2	1.3 ± 0.3	4.2 ± 0.2	
JINK 3040H	>10 uH	4.95 ± 0.2	4.95 ± 0.2	3.8 ± 0.2	1.3 ± 0.3	4.2 ± 0.2	

* Dimensions are not including the termination.

For maximum overall dimensions with termination, add 0.1mm.

Recommended PC Board Pattern




Note:

1.PCB layout is referred to standard IPC-7351B

2. The above PCB layout reference only.

3. Recommend solder paste thickness at 0.12mm and above.

PRODUCT IDENTIFICATION



Inductance

SERIES LIST

No.	Part No.	L	Tol.	RDC (mΩ)		sat (A)		ns A)
		(μH)		±20%	typ	max	typ	max
1	JNR 5040H-R47N	0.47	±30%	6.5	12.0	10.0	9.00	8.00
2	JNR 5040H-R60N	0.60	±30%	8	11.0	9.00	8.00	7.00
3	JNR 5040H-1R0M	1.0	±20%	12	7.50	6.80	5.00	4.50
4	JNR 5040H-1R5M	1.5	±20%	15	6.50	6.00	4.50	4.00
5	JNR 5040H-1R8M	1.8	±20%	18	6.10	5.60	4.20	3.80
6	JNR 5040H-2R2M	2.2	±20%	21	5.70	5.30	3.80	3.50
7	JNR 5040H-3R3M	3.3	±20%	24	4.40	4.00	3.50	3.20
8	JNR 5040H-4R7M	4.7	±20%	32	3.90	3.60	3.20	2.90
9	JNR 5040H-6R8M	6.8	±20%	43	3.30	3.00	2.50	2.25
10	JNR 5040H-8R2M	8.2	±20%	50	2.90	2.50	2.35	2.10
11	JNR 5040H-100M	10	±20%	56	2.52	2.25	2.20	2.00
12	JNR 5040H-150M	15	±20%	80	2.00	1.80	1.80	1.62
13	JNR 5040H-220M	22	±20%	123	1.62	1.45	1.50	1.32
14	JNR 5040H-270M	27	±20%	160	1.40	1.30	1.30	1.20
15	JNR 5040H-330M	33	±20%	180	1.30	1.15	1.20	1.05
16	JNR 5040H-470M	47	±20%	270	1.10	0.95	1.00	0.90
17	JNR 5040H-680M	68	±20%	400	0.90	0.80	0.80	0.72
18	JNR 5040H-820M	82	±20%	490	0.78	0.70	0.75	0.62
19	JNR 5040H-101M	100	±20%	560	0.75	0.65	0.72	0.60
20	JNR 5040H-221M	220	±20%	1500	0.62	0.50	0.55	0.40

Note:

1. Test Frequency : 100KHz /1V

2. All test data referenced to $25^\circ\!\mathrm{C}$ ambient

3. Isat : Saturation Current (Isat) will cause L0 to drop approximately 30%.


4. Irms : Heat Rated Current (Irms) will cause the coil temperature rise approximately ΔT of 40 $^\circ C$

5. The part temperature (ambient + temp rise) should not exceed 125°C under worst case operating conditions. Circuit design,component,PCB trace size and thickness,airflow and other cooling provisions all affect the part temperature. Part temperature should be verified in the end application.

6. Special inquiries besides the above common used types can be met on your requirement.


7. Rated DC current: The lower value of Irms and Isat.


Materials





No.	Description	Specification
а	Core	Ferrite Core
b	Wire	Enameled Copper Wire
С	Glue	Epoxy with magnetic powder
d	Terminal	Ag/Ni/Sn+ Sn Solder
е	Ink	Halogen-free ketone


TYPICAL PERFORMANCE CURVES













JNR 5040H-1R8





JNR 5040H-2R2


3.5


2.











100.0

80.0

60.0 ∆T(°C)

40 0

20.0

TEMP. RISE(°C) 36

TEMP. RISE(°C)

32


16


2


4

12

2.5







Appearance criterion


1 . Core chipping

The appearance standard of the chipping size on top side, and bottom side ferrite core is listed below. Chip off is generated during molding and manufacturing process.

Chip off acceptance limits subjected to the product size.

Our current Defect limit is based on the IPC-A-610.

Some chip off does not impact the product function, see the IPC standard 1 & 2.




L	\leq 50 % of the length
W	\leq 25 % of the width

Defects usually occur at the corners and edges of the product, There will be a slight defect black and rough, but not exposed copper, and does not affect the product performance and reliability.

2 . Void appearance tolerance Limit

Size of voids occurring to coating resin is specified below.




Exposed wire tolerance limit of coating resin part on product side. Size of exposed wire occurring to coating resin is specified below. 1. Width direction (dimension a) : Acceptable when $a \leq w/2$.


- 2. Length direction (dimension b) : Dimension b is not specified.
- 3. The total area of exposed wire occurring to each sides is not greater than 50% of coating resin area, and is acceptable.

3 . External appearance criterion for exposed wire


Exposed winding wire at the secondary side is regarded as qualified product.



4、 Electrode appearance criterion for exposed wire








• Packaging Quantity

Size	Reel
JNR 5040H	1500

• Tearing Off Force



The force for tearing off cover tape is 10 to 130 grams in the arrow direction under the following conditions (referenced ANSI/EIA-481-D-2008 of 4.11 standard).

Tearing Speed	Room Temp.	Room Humidity	Room atm
mm	(°C)	(%)	(hPa)
300±10%	5~35	45~85	860~1060

Application Notice

Storage Conditions(component level)

To maintain the solderability of terminal electrodes:

- 1. Products meet IPC/JEDEC J-STD-020E standard-MSL, level 1.
- 2. Temperature and humidity conditions: Less than 40 $^\circ\!\mathrm{C}$ and 60% RH.
- 3. Recommended products should be used within 12 months form the time of delivery.
- 4. The packaging material should be kept where no chlorine or sulfur exists in the air.

Transportation

- 1. Products should be handled with care to avoid damage or contamination from perspiration and skin oils.
- 2. The use of tweezers or vacuum pick up is strongly recommended for individual components.
- 3. Bulk handling should ensure that abrasion and mechanical shock are minimized.



Reliability and Test Condition

ltem	Performance	Test Condition			
Electrical Performance	e Test	·			
Inductance	Refer to standard electrical characteristics	HP4284A,CH11025,CH3302,CH1320,CH1320S LCR Meter			
DCR	list	CH16502,Agilent33420A Micro-Ohm Meter			
Saturation Current (Isat)	Approximately $ riangle$ L30%.	Saturation DC Current (Isat) will cause L0 to drop \triangle L(%)			
Heat Rated Current (Irms)	Approximately ∆T40°C	Heat Rated Current (Irms) will cause the coil temperature rise $\triangle T(^{\circ}C)$. 1.Applied the allowed DC current. 2.Temperature measured by digital surface thermometer			
Operating Temperature	-40°C~+125°C (Including self - temperature	rise)			
Storage Temperature	110~+40°C,50~60%RH (Product without ta 240~+125°C (on board)	ping)			
Reliability Test					
Life Test		Preconditioning: Run through IR reflow for 2 times. (IPC/JEDEC J-STD-020D Classification Reflow Profiles) Temperature : 125±2°C (Inductor) Applied current : rated current Duration : 1000±12hrs Measured at room temperature after placing for 24±2 hrs			
Load Humidity		Preconditioning: Run through IR reflow for 2 times. (IPC/JEDEC J-STD-020D Classification Reflow Profiles) Humidity : 85±2% R.H Temperature : 85°C±2°C Duration : 1000hrs Min. with 100% rated current Measured at room temperature after placing for 24±2 hrs			
Moisture Resistance	Appearance : No damage Inductance : within±10% of initial value Q : Shall not exceed the specification value RDC : within ±15% of initial value and shall not exceed the specification value	 Preconditioning: Run through IR reflow for 2 times. (IPC/JEDEC J-STD-020D Classification Reflow Profiles) 1. Baked at50°C for 25hrs, measured at room temperature after placing for 4 hrs. 2. Raise temperature to 65±2°C 90-100%RH in 2.5hrs, and keep 3 hours, cool down to 25°C in 2.5hrs. 3. Raise temperature to 65±2°C 90-100%RH in 2.5hrs, and keep 3 hours, cool down to 25°C in 2.5hrs, keep at 25°C for 2 hrs then keep at -10°C for 3 hrs 4. Keep at 25°C 80-100%RH for 15min and vibrate at the frequency of 10 to 55 Hz to 10 Hz, measure at room temperature after placing for 1~2 hrs. 			
Thermal shock		Preconditioning: Run through IR reflow for 2 times. (IPC/JEDEC J-STD-020D Classification Reflow Profiles) Condition for 1 cycle Step1 : $-40\pm2^{\circ}C$ 30±5min Step2 : $25\pm2^{\circ}C \leq 0.5$ min Step3 : $125\pm2^{\circ}C = 30\pm5$ min Number of cycles : 500 Measured at room temperature after placing for 24±2 hrs			
Vibration		Oscillation Frequency: 10~2K~10Hz for 20 minutes Equipment : Vibration checker Total Amplitude:1.52mm±10% Testing Time : 12 hours(20 minutes, 12 cycles each of 3 orientations) ∘			



Reliability and Test Condition

Item	Performance		т	est Conditi	on	
Reliability Test						
			Peak	Normal		Velocity
Shock		Туре -	value (g's)	duration (D) (ms)	Wave form	change (Vi)ft/sec
	Appearance : No damage.	SMD	50	11	Half-sine	11.3
	Inductance : within±10% of initial value	Lead	50	11	Half-sine	11.3
	Q : Shall not exceed the specification value RDC : within ±15% of initial value and					
Bending	shall not exceed the specification value	following dimensions: >=0805 inch(2012mm):40x100x1.2mm <0805 inch(2012mm):40x100x0.8mm Bending depth: >=0805 inch(2012mm):1.2mm <0805 inch(2012mm):0.8mm				
Soderability	More than 95% of the terminal electrode should be covered with solder	duration of 1 Preheat: 150 Solder: Sn96 Temperature Flux for lead Dip time: 4± Depth: comp	0℃,60sec 5.5% Ag3% 9: 245±5℃ free: Rosir 1sec	n. 9.5%	ation	
Resistance to Soldering Heat		Number of h Temperatur (°C) 260 ±5 (solder tem	re Time (s)	Tempe ramp/i and er	erature immersion mersion rate /s ±6 mm/s]
Terminal Strength	Appearance : No damage. Inductance : within±10% of initial value Q : Shall not exceed the specification value RDC : within ±15% of initial value and shall not exceed the specification value	Precondition (IPC/JEDEC With the com be tested, ap side of a dev for 60 +1 set as not to app	DJ-STD-02 popponent mo poply a force vice being t conds. Also oly a shock	20D Classific ounted on a e (>0805:1kg ested. This o the force s	ation Reflov PCB with th g, <=0805:0 force shall b hall be appli bonent being	w Profiles) e device to .5kg)to the e applied ed gradually g tested.

Note : When there are questions concerning measurement result measurement shall be made after 48 ± 2 hours Of recovery under the standard condition.



Reliability and Test Condition

ltem	Performance	Test Condition		
Reliability Test				
Soldering		ed. JANTEK terminations are suitable for all wave and ering cannot be avoided, the preferred technique is the		
ead Free Solder re-flow:	Recommended temperature profiles for	re-flow soldering in Figure 1.		
Soldering Iron(Figure 2):	limitations.	on tip		
Reflow Soldering PRE-HEATING	SOLDERING NATURAL COOLING TP(260°C / 10s max.) TP(260°C / 10s max.) TP(260°C / 10s max.) TP(260°C / 10s max.) TP(260°C / 10s max.) TIME(sec.) TIME(sec.) TIME(sec.) Times max	Fig.24		