





PRODUCT IDENTIFICATION



FEATURES

1. This specification applies Low Profile Power Inductors.
2. 100% Lead(Pb) & Halogen-Free and RoHS compliant.
3. Operating temperature :-40~+125°C (Including self - temperature rise)

DIMENSIONS (mm)




Part No.	Inductance	Size (mm)				
		A	B	C	D	E
JNR 5040H	≤10 uH	4.95 ± 0.2	4.95 ± 0.2	3.9 ± 0.2	1.3 ± 0.3	4.2 ± 0.2
	> 10 uH			3.8 ± 0.2		

* Dimensions are not including the termination.

For maximum overall dimensions with termination, add 0.1mm.

Recommended PC Board Pattern



Note:

1. PCB layout is referred to standard IPC-7351B
2. The above PCB layout reference only.
3. Recommend solder paste thickness at 0.12mm and above.


■ SERIES LIST

No.	Part No.	L (μ H)	Tol.	RDC (m Ω) $\pm 20\%$	Isat (A)		Irms (A)	
					typ	max	typ	max
1	JNR 5040H-R47N	0.47	$\pm 30\%$	6.5	12.0	10.0	9.00	8.00
2	JNR 5040H-R60N	0.60	$\pm 30\%$	8	11.0	9.00	8.00	7.00
3	JNR 5040H-1R0M	1.0	$\pm 20\%$	12	7.50	6.80	5.00	4.50
4	JNR 5040H-1R5M	1.5	$\pm 20\%$	15	6.50	6.00	4.50	4.00
5	JNR 5040H-1R8M	1.8	$\pm 20\%$	18	6.10	5.60	4.20	3.80
6	JNR 5040H-2R2M	2.2	$\pm 20\%$	21	5.70	5.30	3.80	3.50
7	JNR 5040H-3R3M	3.3	$\pm 20\%$	24	4.40	4.00	3.50	3.20
8	JNR 5040H-4R7M	4.7	$\pm 20\%$	32	3.90	3.60	3.20	2.90
9	JNR 5040H-6R8M	6.8	$\pm 20\%$	43	3.30	3.00	2.50	2.25
10	JNR 5040H-8R2M	8.2	$\pm 20\%$	50	2.90	2.50	2.35	2.10
11	JNR 5040H-100M	10	$\pm 20\%$	56	2.52	2.25	2.20	2.00
12	JNR 5040H-150M	15	$\pm 20\%$	80	2.00	1.80	1.80	1.62
13	JNR 5040H-220M	22	$\pm 20\%$	123	1.62	1.45	1.50	1.32
14	JNR 5040H-270M	27	$\pm 20\%$	160	1.40	1.30	1.30	1.20
15	JNR 5040H-330M	33	$\pm 20\%$	180	1.30	1.15	1.20	1.05
16	JNR 5040H-470M	47	$\pm 20\%$	270	1.10	0.95	1.00	0.90
17	JNR 5040H-680M	68	$\pm 20\%$	400	0.90	0.80	0.80	0.72
18	JNR 5040H-820M	82	$\pm 20\%$	490	0.78	0.70	0.75	0.62
19	JNR 5040H-101M	100	$\pm 20\%$	560	0.75	0.65	0.72	0.60
20	JNR 5040H-221M	220	$\pm 20\%$	1500	0.62	0.50	0.55	0.40

Note:

1. Test Frequency : 100KHz /1V
2. All test data referenced to 25°C ambient
3. Isat : Saturation Current (Isat) will cause L0 to drop approximately 30%.
4. Irms : Heat Rated Current (Irms) will cause the coil temperature rise approximately ΔT of 40°C
5. The part temperature (ambient + temp rise) should not exceed 125°C under worst case operating conditions.
Circuit design, component, PCB trace size and thickness, airflow and other cooling provisions all affect the part temperature. Part temperature should be verified in the end application.
6. Special inquiries besides the above common used types can be met on your requirement.
7. Rated DC current: The lower value of Irms and Isat.


■ Materials




No.	Description	Specification
a	Core	Ferrite Core
b	Wire	Enameled Copper Wire
c	Glue	Epoxy with magnetic powder
d	Terminal	Ag/Ni/Sn+ Sn Solder
e	Ink	Halogen-free ketone

TYPICAL PERFORMANCE CURVES


JNR 5040H-R47




JNR 5040H-R60




JNR 5040H-1R0




JNR 5040H-1R5




JNR 5040H-1R8




JNR 5040H-2R2




JNR 5040H-3R3




JNR 5040H-4R7




JNR 5040H-6R8




JNR 5040H-8R2




JNR 5040H-100




JNR 5040H-150




JNR 5040H-220




JNR 5040H-270




JNR 5040H-330




JNR 5040H-470




JNR 5040H-680




JNR 5040H-820



JNR 5040H-101



JNR 5040H-221



■ Appearance criterion

1 - Core chipping


The appearance standard of the chipping size on top side, and bottom side ferrite core is listed below.

Chip off is generated during molding and manufacturing process.

Chip off acceptance limits subjected to the product size.

Our current Defect limit is based on the IPC-A-610.

Some chip off does not impact the product function, see the IPC standard 1 & 2.




L	≤50 % of the length
W	≤25 % of the width

Defects usually occur at the corners and edges of the product, There will be a slight defect black and rough, but not exposed copper, and does not affect the product performance and reliability.

2 - Void appearance tolerance Limit

Size of voids occurring to coating resin is specified below.




Exposed wire tolerance limit of coating resin part on product side.

Size of exposed wire occurring to coating resin is specified below.


1. Width direction (dimension a) : Acceptable when $a \leq w/2$.
2. Length direction (dimension b) : Dimension b is not specified.
3. The total area of exposed wire occurring to each sides is not greater than 50% of coating resin area, and is acceptable.

3 - External appearance criterion for exposed wire


Exposed winding wire at the secondary side is regarded as qualified product.




4 - Electrode appearance criterion for exposed wire



Visual check on core surface with no crack means pass.


 Only top side of wire is exposed.
 (regardless of whole top side of wire exposed)

Conforming


 Wire is soldered insufficiently and less than half of outer diameter is covered with solder.

Less than 1/2 of joint side length.
(More than 1/2 is selected as defect)

L & W
≤20% of the area on one single pad

Foreign materials on the product body is inevitable and accepted.

Electrodes with foreign body (dirt) appearance standards


Foreign materials (dirt) will not affect the coplanarity of PAD,

below the example of foreign materials (dirt) quantity ≤2PCS on single PAD.

Dimensions range as shown in the table.


Packaging Information

• Reel Dimension



Type	A(mm)	B(mm)	C(mm)	D(mm)
13"x12mm	13.4+2-0	80±2.0	13+0.5/-0.2	330±3.0

• Tape Dimension




Ao(mm)	Bo(mm)	Ko(mm)	P(mm)	w(mm)	t(mm)	E(mm)	F(mm)	D(mm)	Po(mm)	P2(mm)
5.4±0.1	5.4±0.1	4.3±0.1	8.0±0.1	12±0.3	0.4±0.1	1.75±0.1	7.5±0.1	1.5±0.1	4.0±0.1	2.00±0.1

• Packaging Quantity

Size	Reel
JNR 5040H	1500

• Tearing Off Force

The force for tearing off cover tape is 10 to 130 grams in the arrow direction under the following conditions (referenced ANSI/EIA-481-D-2008 of 4.11 standard).



Tearing Speed mm	Room Temp. (°C)	Room Humidity (%)	Room atm (hPa)
300±10%	5~35	45~85	860~1060

Application Notice

- Storage Conditions(component level)

To maintain the solderability of terminal electrodes:

1. Products meet IPC/JEDEC J-STD-020E standard-MSL, level 1.
2. Temperature and humidity conditions: Less than 40°C and 60% RH.
3. Recommended products should be used within 12 months form the time of delivery.
4. The packaging material should be kept where no chlorine or sulfur exists in the air.

- Transportation

1. Products should be handled with care to avoid damage or contamination from perspiration and skin oils.
2. The use of tweezers or vacuum pick up is strongly recommended for individual components.
3. Bulk handling should ensure that abrasion and mechanical shock are minimized.

Reliability and Test Condition

Item	Performance	Test Condition
Electrical Performance Test		
Inductance	Refer to standard electrical characteristics list	HP4284A,CH11025,CH3302,CH1320,CH1320S LCR Meter
DCR		CH16502,Agilent33420A Micro-Ohm Meter
Saturation Current (Isat)	Approximately $\Delta L30\%$.	Saturation DC Current (Isat) will cause L0 to drop $\Delta L(\%)$
Heat Rated Current (Irms)	Approximately $\Delta T40^{\circ}\text{C}$	Heat Rated Current (Irms) will cause the coil temperature rise $\Delta T(^{\circ}\text{C})$. 1.Applied the allowed DC current. 2.Temperature measured by digital surface thermometer
Operating Temperature	-40 $^{\circ}\text{C}$ ~+125 $^{\circ}\text{C}$ (Including self - temperature rise)	
Storage Temperature	1.-10~+40 $^{\circ}\text{C}$,50~60%RH (Product without taping) 2.-40~+125 $^{\circ}\text{C}$ (on board)	
Reliability Test		
Life Test	Appearance : No damage Inductance : within $\pm 10\%$ of initial value Q : Shall not exceed the specification value RDC : within $\pm 15\%$ of initial value and shall not exceed the specification value	Preconditioning: Run through IR reflow for 2 times. (IPC/JEDEC J-STD-020D Classification Reflow Profiles) Temperature : 125 $\pm 2^{\circ}\text{C}$ (Inductor) Applied current : rated current Duration : 1000 ± 12 hrs Measured at room temperature after placing for 24 ± 2 hrs
Load Humidity		Preconditioning: Run through IR reflow for 2 times. (IPC/JEDEC J-STD-020D Classification Reflow Profiles) Humidity : 85 $\pm 2\%$ R.H Temperature : 85 $^{\circ}\text{C} \pm 2^{\circ}\text{C}$ Duration : 1000hrs Min. with 100% rated current Measured at room temperature after placing for 24 ± 2 hrs
Moisture Resistance		Preconditioning: Run through IR reflow for 2 times. (IPC/JEDEC J-STD-020D Classification Reflow Profiles) 1. Baked at50 $^{\circ}\text{C}$ for 25hrs, measured at room temperature after placing for 4 hrs. 2. Raise temperature to 65 $\pm 2^{\circ}\text{C}$ 90-100%RH in 2.5hrs, and keep 3 hours, cool down to 25 $^{\circ}\text{C}$ in 2.5hrs. 3. Raise temperature to 65 $\pm 2^{\circ}\text{C}$ 90-100%RH in 2.5hrs, and keep 3 hours, cool down to 25 $^{\circ}\text{C}$ in 2.5hrs, keep at 25 $^{\circ}\text{C}$ for 2 hrs then keep at -10 $^{\circ}\text{C}$ for 3 hrs 4. Keep at 25 $^{\circ}\text{C}$ 80-100%RH for 15min and vibrate at the frequency of 10 to 55 Hz to 10 Hz, measure at room temperature after placing for 1~2 hrs.
Thermal shock		Preconditioning: Run through IR reflow for 2 times. (IPC/JEDEC J-STD-020D Classification Reflow Profiles) Condition for 1 cycle Step1 : -40 $\pm 2^{\circ}\text{C}$ 30 ± 5 min Step2 : 25 $\pm 2^{\circ}\text{C}$ ≤ 0.5 min Step3 : 125 $\pm 2^{\circ}\text{C}$ 30 ± 5 min Number of cycles : 500 Measured at room temperature after placing for 24 ± 2 hrs
Vibration		Oscillation Frequency: 10~2K~10Hz for 20 minutes Equipment : Vibration checker Total Amplitude:1.52mm $\pm 10\%$ Testing Time : 12 hours(20 minutes, 12 cycles each of 3 orientations) °

Reliability and Test Condition


Item	Performance	Test Condition																		
Reliability Test																				
Shock	Appearance : No damage. Inductance : within±10% of initial value Q : Shall not exceed the specification value RDC : within ±15% of initial value and shall not exceed the specification value	<table border="1"> <thead> <tr> <th rowspan="2">Type</th> <th>Peak value</th> <th>Normal</th> <th rowspan="2">Wave form</th> <th>Velocity</th> </tr> <tr> <th>(g's)</th> <th>duration (D) (ms)</th> <th>change (V)ft/sec</th> </tr> </thead> <tbody> <tr> <td>SMD</td> <td>50</td> <td>11</td> <td>Half-sine</td> <td>11.3</td> </tr> <tr> <td>Lead</td> <td>50</td> <td>11</td> <td>Half-sine</td> <td>11.3</td> </tr> </tbody> </table>	Type	Peak value	Normal	Wave form	Velocity	(g's)	duration (D) (ms)	change (V)ft/sec	SMD	50	11	Half-sine	11.3	Lead	50	11	Half-sine	11.3
Type	Peak value	Normal		Wave form	Velocity															
	(g's)	duration (D) (ms)	change (V)ft/sec																	
SMD	50	11	Half-sine	11.3																
Lead	50	11	Half-sine	11.3																
Bending		Shall be mounted on a FR4 substrate of the following dimensions: >=0805 inch(2012mm):40x100x1.2mm <0805 inch(2012mm):40x100x0.8mm Bending depth: >=0805 inch(2012mm):1.2mm <0805 inch(2012mm):0.8mm duration of 10 sec																		
Soderability	More than 95% of the terminal electrode should be covered with solder	Preheat: 150°C,60sec Solder: Sn96.5% Ag3% Cu0.5% Temperature: 245±5°C Flux for lead free: Rosin. 9.5% Dip time: 4±1sec Depth: completely cover the termination																		
Resistance to Soldering Heat		Number of heat cycles: 1 <table border="1"> <thead> <tr> <th>Temperature (°C)</th> <th>Time (s)</th> <th>Temperature ramp/immersion and emersion rate</th> </tr> </thead> <tbody> <tr> <td>260 ±5 (solder temp)</td> <td>10 ±1</td> <td>25mm/s ±6 mm/s</td> </tr> </tbody> </table>	Temperature (°C)	Time (s)	Temperature ramp/immersion and emersion rate	260 ±5 (solder temp)	10 ±1	25mm/s ±6 mm/s												
Temperature (°C)	Time (s)	Temperature ramp/immersion and emersion rate																		
260 ±5 (solder temp)	10 ±1	25mm/s ±6 mm/s																		
Terminal Strength	Appearance : No damage. Inductance : within±10% of initial value Q : Shall not exceed the specification value RDC : within ±15% of initial value and shall not exceed the specification value	Preconditioning:Run through IR reflow for 2 times (IPC/JEDEC J-STD-020D Classification Reflow Profiles) With the component mounted on a PCB with the device to be tested, apply a force (>0805:1kg , <=0805:0.5kg)to the side of a device being tested. This force shall be applied for 60 +1 seconds. Also the force shall be applied gradually as not to apply a shock to the component being tested. 																		

Note : When there are questions concerning measurement result measurement shall be made after 48 ± 2 hours Of recovery under the standard condition.

Reliability and Test Condition

Item	Performance	Test Condition
Reliability Test		
Soldering	Mildly activated rosin fluxes are preferred. JANTEK terminations are suitable for all wave and re-flow soldering systems. If hand soldering cannot be avoided, the preferred technique is the utilization of hot air soldering tools.	
Lead Free Solder re-flow:	Recommended temperature profiles for re-flow soldering in Figure 1.	
Soldering Iron(Figure 2):	<p>Products attachment with a soldering iron is discouraged due to the inherent process control limitations.</p> <p>In the event that a soldering iron must be employed the following precautions are recommended.</p> <p>Note :</p> <ul style="list-style-type: none"> • Preheat circuit and products to 150°C • Never contact the ceramic with the iron tip • Use a 20 watt soldering iron with tip diameter of 1.0mm • 355°C tip temperature (max) • 1.0mm tip diameter (max) • Limit soldering time to 4~5 sec 	


Reflow Soldering



Reflow times: 3 times max.↵

Fig1↵

Iron Soldering



Iron Soldering times: 1 times max.↵

Fig.2↵