

FEATURES

- 8-bit parallel storage register inputs
- Shift register has direct overriding load and clear
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC597 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC597 consist each of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct load (from storage) and clear inputs.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t _{PHL} / t _{PLH}	propagation delay SH _{CP} to Q ST _{CP} to Q PL to Q	C _L = 15 pF; V _{CC} = 5 V	17	20	ns
			25	29	ns
			21	26	ns
f _{max}	maximum clock frequency SH _{CP}		96	83	MHz
C _I	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	29	32	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz

f_o = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC}
For HCT the condition is V_I = GND to V_{CC} - 1.5 V

XD74HC597 DIP16 / XL74HC597 SOP16

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
8	GND	ground (0 V)
9	Q	serial data output
10	MR	asynchronous reset input (active LOW)
11	SH _{CP}	shift clock input (LOW-to-HIGH, edge-triggered)
12	ST _{CP}	storage clock input (LOW-to-HIGH, edge-triggered)
13	PL	parallel load input (active LOW)
14	D _S	serial data input
15, 1, 2, 3, 4, 5, 6, 7	D ₀ to D ₇	parallel data inputs
16	V _{CC}	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

XD74HC597 DIP16 / XL74HC597 SOP16




Fig.4 Functional diagram.

FUNCTION TABLE

ST_{CP}	SH_{CP}	PL	MR	FUNCTION
↑	X	X	X	data loaded to input latches
↑	X	L	H	data loaded from inputs to shift register
no clock edge	X	L	H	data transferred from input flip-flops to shift register
X	X	L	L	invalid logic, state of shift register indeterminate when signals removed
X	X	H	L	shift register cleared
X	↑	H	H	shift register clocked $Q_n = Q_{n-1}$, $Q_0 = D_S$

Notes

1. H = HIGH voltage level
L = LOW voltage level
X = don't care
↑ = LOW-to-HIGH CP transition

XD74HC597 DIP16 / XL74HC597 SOP16




Fig.5 Logic diagram.

XD74HC597 DIP16 / XL74HC597 SOP16




Fig.6 Timing diagram.

XD74HC597 DIP16 / XL74HC597 SOP16

Output capability: standard
 I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} ($^{\circ}$ C)						UNIT	TEST CONDITIONS			
		74HC597							V _{CC} (V)	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t_{PHL} / t_{PLH}	propagation delay $S\bar{H}_{CP}$ to Q	55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.7		
t_{PHL}	propagation delay $\bar{M}\bar{R}$ to Q	58 21 17	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.8		
t_{PHL} / t_{PLH}	propagation delay $S\bar{T}_{CP}$ to Q	80 29 23	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig.7		
t_{PHL} / t_{PLH}	propagation delay $\bar{P}L$ to Q	69 25 20	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig.9		
t_{THL} / t_{TLH}	output transition time	19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.9		
t_W	$S\bar{T}_{CP}$ pulse width HIGH or LOW	80 16 14	11 4 3		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig.7		
t_W	$S\bar{H}_{CP}$ pulse width HIGH or LOW	80 16 14	14 5 4		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig.7		
t_W	$\bar{M}\bar{R}$ pulse width LOW	80 16 14	22 8 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig.8		
t_W	$\bar{P}L$ pulse width LOW	80 16 14	22 8 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig.9		
t_{rem}	removal time $\bar{M}\bar{R}$ to $S\bar{H}_{CP}$	60 12 10	−3 −1 −1		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.10		
t_{su}	set-up time D_n to $S\bar{T}_{CP}$	60 12 10	8 3 2		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.11		

XD74HC597 DIP16 / XL74HC597 SOP16

SYMBOL	PARAMETER	T_{amb} ($^{\circ}$ C)							UNIT	TEST CONDITIONS				
		74HC597								V _{CC} (V)	WAVEFORMS			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t _{su}	set-up time D _S to SH _{CP}	60 12 10	11 4 3		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.11			
t _{su}	set-up time PL to SH _{CP}	60 12 10	11 4 3		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.12			
t _h	hold time D _n to ST _{CP}	5 5 5	−3 −1 −1		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.11			
t _h	hold time PL, D _S to SH _{CP}	5 5 5	−6 −2 −2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.11			
f _{max}	maximum pulse frequency SH _{CP}	6.0 30 35	29 87 104		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.7			

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D _S	0.25
D _n	0.30
PL, MR	1.50
ST _{CP} , SH _{CP}	1.50

XD74HC597 DIP16 / XL74HC597 SOP16


AC WAVEFORMS FOR 74HC597

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} ($^{\circ}$ C)						UNIT	TEST CONDITIONS			
		74HC597							V _{CC} (V)	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t_{PHL}/t_{PLH}	propagation delay SH _{CP} to Q		23	40		50		60	ns	4.5 Fig.7		
t_{PHL}	propagation delay MR to Q		28	49		61		74	ns	4.5 Fig.8		
t_{PHL}/t_{PLH}	propagation delay ST _{CP} to Q		33	57		71		86	ns	4.5 Fig.7		
t_{PHL}/t_{PLH}	propagation delay PL to Q		30	52		65		78	ns	4.5 Fig.9		
t_{THL}/t_{TLH}	output transition time		7	15		19		22	ns	4.5 Fig.9		
t_W	SH _{CP} pulse width HIGH or LOW	16	7		20		24		ns	4.5 Fig.7		
t_W	ST _{CP} pulse width HIGH or LOW	16	6		20		24		ns	4.5 Fig.7		
t_W	MR pulse width LOW	25	14		31		38		ns	4.5 Fig.8		
t_W	PL pulse width LOW	20	10		25		30		ns	4.5 Fig.9		
t_{rem}	removal time MR to SH _{CP}	12	−2		15		18		ns	4.5 Fig.10		
t_{su}	set-up time D _n to ST _{CP}	12	5		15		18		ns	4.5 Fig.11		
t_{su}	set-up time D _S to SH _{CP}	12	2		15		18		ns	4.5 Fig.11		
t_{su}	set-up time PL to SH _{CP}	12	4		15		18		ns	4.5 Fig.12		
t_h	hold time D _n to ST _{CP}	5	−1		5		5		ns	4.5 Fig.11		
t_h	hold time PL, D _S to SH _{CP}	5	−2		5		5		ns	4.5 Fig.11		
f_{max}	maximum pulse frequency SH _{CP}	30	75		24		20		MHz	4.5 Fig.7		


XD74HC597 DIP16 / XL74HC597 SOP16

AC WAVEFORMS




(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT : $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.7 Waveforms showing the $\overline{\text{SH}}_{\text{CP}}$ and $\overline{\text{ST}}_{\text{CP}}$ inputs to Q output propagation delays, the $\overline{\text{SH}}_{\text{CP}}$ and $\overline{\text{ST}}_{\text{CP}}$ pulse widths and maximum clock pulse frequency.




(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT : $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.8 Waveforms showing the $\overline{\text{MR}}$ input to Q output propagation delays and the $\overline{\text{MR}}$ pulse width.



(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT : $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.


Fig.9 Waveforms showing the $\overline{\text{PL}}$ input to Q output propagation delays, $\overline{\text{PL}}$ pulse width and output transition times.



(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT : $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.


Fig.10 Waveforms showing the $\overline{\text{MR}}$ input to $\overline{\text{SH}}_{\text{CP}}$, $\overline{\text{ST}}_{\text{CP}}$ removal times.

XD74HC597 DIP16 / XL74HC597 SOP16



(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT : $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.11 Waveforms showing hold and set-up times for D_S , D_n inputs to SH_{CP} , ST_{CP} inputs.



(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT : $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.12 Waveforms showing set-up times for \overline{PL} input to SH_{CP} input.

以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA