

# **Datasheet**

APM32F103xDxE

Arm® Cortex®-M3 based 32-bit MCU

Version: V 1.8



#### 1 Features

#### System Architecture

- 32-bit Arm® Cortex®-M3 core
- 96MHz Maximum Frequency

#### Clock and memory

- HSECLK: supports 4~ 16MHz external crystal oscillator
- LSECLK: supports 32.768KHz RTC oscillator
- HSICLK: factory calibrated 8 MHz RC oscillator
- LSICLK: 40 KHz RC oscillator
- Flash up to 512 KB
- SRAM up to 128 KB
- EMMC: Supports CF card, SRAM,
   PSRAM, SDRAM, NOR and NAND memory
- Parallel LCD interface, compatible with 8080/6800 mode

#### Power supply and low power

- Reset power supply voltage 2.0V~3.6V
- Support PVD
- Support sleep, stop and standby modes
- V<sub>BAT</sub> power supply can support RTC and standby register work

#### FPU

 Independent FPU module supports floating point operations

#### ADC

- 3x 12-bit accuracy ADCs, up to 21 input channels
- ADC voltage conversion range: 0~VDDA
- Support dual sampling and hold

#### 12-bit DAC

#### I/Os

- 112/80/51 I/Os, depend on package type
- All mappable on 16 external interrupt vectors

#### 12-channel DMA controller

2 DMAs, up to 7 independent configurable channels

#### Timer

- 2x16-bit advanced timers TMR1/8 with support for dead-zone control and emergency braking
- 4x16-bit universal timer TMR2/3/4/5, each timer has 4 independent channels to support input capture, output comparison, PWM and pulse counting functions
- 2x 16-bit basic Timers TMR6/7
- 2 watchdog Timers (Independent and Window)
- 1 SysTick Timer: a 24-bit downcounter

#### Communication Interfaces

- 3xUSART, 2xUART, support ISO 7816,LIN and IrDA
- 2 x I2C support SMBus/PMBus
- 3 x SPI (2 reusable non-I2s), maximum transmission speed is 18Mbps
- 1x USBD
- 1xCAN 2.0B support USBD and CAN work independently at the same time
- 1xSDIO

#### CRC Unit

- support 96 bit not rewrite the only ID
- SWD and JTAG debug interface

#### Package

- LQFP64/100/144

#### Application

 Medical equipment, PC peripherals, industrial control, intelligent instruments and household appliances

Page 1



## **Contents**

1	Features	1
2	Overview	7
3	Features Description	8
3.1	Arm® Cortex®-M3 Core with Embedded Flash and SRAM	8
3.2	Memory	8
3.2.1	Configurable External Memory Controller	9
3.3	Power Management	9
3.3.1	Power Supply Schemes	9
3.3.2	Voltage Regulator	9
3.3.3	Power Supply Supervisor	10
3.3.4	Low Power Mode	10
3.4	Clocks and Startup	11
3.5	RTC and Backup Registers	11
3.6	Boot Modes	12
3.7	CRC Calculation Unit	12
3.8	General Purpose IO Port	12
3.9	Interrupt Controller	12
3.9.1	Nested Vectored Interrupt Controller (NVIC)	12
3.9.2	External Interrupt/Event Controller (EINT)	13
3.10	FPU	13
3.11	DMA	13
3.12	Timer	13
3.13	Watchdog	14
3.14	Peripheral Interface	15
3.14.1	I <sup>2</sup> C Bus	15
3.14.2	I <sup>2</sup> S Bus	15
3.14.3	USART	16
3.14.4	SPI	16
3.14.5	Controller Area Network (CAN)	16
3.14.6	USBD	16
3.14.7	Simultaneous Use of USBD and CAN Interface	16
3.14.8	LCD Parallel Interface(LCD)	17
3.14.9	SDIO	17
3.14.10	GPIO	17
3.15	Converters	18
3.15.1	ADC	18
3.15.2	Digital/Analog Converter(DAC)	18
3.16	Debug Interface (SWJ-DP)	
3.17	Embedded Trace Macrocell (ETM)	
4	Pin Features	
4.1	Pinouts and Pin Descriptions	
411	APM32F103xDxE Performance line LQFP144	



4.1.2	APM32F103xDxE Performance line LQFP100	21
4.1.3	APM32F103xDxE Performance line LQFP64	22
4.2	Pin Description	23
5	System Diagram	32
6	Clock Tree	33
7	Address Mapping	34
8	Electrical Characteristics	35
8.1	Parameter Conditions	35
8.1.1	Maximum and Minimum Values	35
8.1.2	Typical Value	35
8.1.3	Typical Curve	35
8.1.4	Loading Capacitor	35
8.1.5	Power supply scheme	37
8.2	Absolute Maximum Ratings	37
8.2.1	Maximum Rated Voltage Characteristics	38
8.2.2	Maximum Rated Current Characteristics	38
8.2.3	Maximum Temperature Characteristics	39
8.3	Testing Under General Operating Conditions	39
8.3.1	Embedded Reset and Power Control Block Characteristics (1)	40
8.3.2	Embedded Reference Voltage Characteristics Test	41
8.3.3	Supply Current Characteristics	41
8.3.4	External Clock Source Characteristics	48
8.3.5	Internal Clock Source Characteristics	49
8.3.6	PLL Characteristics	50
8.3.7	Memory Characteristics	51
8.3.8	EMC Characteristics	51
8.3.9	Absolute maximum ratings (electrical sensitivity)	53
8.3.10	I/O Port Characteristics	54
8.3.11	NRST Pins Characteristics	56
8.3.12	Communication Interface	57
8.3.13	12-bit ADC Characteristics	61
8.3.14	DAC electrical specifications	63
9	Packaging Information	65
9.1	LQFP144 Package Diagram	65
9.2	LQFP100 Package Diagram	68
9.3	LQFP64 Package Diagram	70
10	Ordering Information	73
11	Package Information	75
12	Commonly Used Function Module Denomination	78
12	Varsian History	70



# **List of Table**

Table 1	APM32F103xDxE Product Features and Peripheral Configurations	8
Table 2	Description of Memory	g
Table 3	Power Supply Schemes	g
Table 4	Operation Modes of Voltage Regulator	10
Table 5	Low Power Mode	10
Table 6	Timer Feature Comparison	14
Table 7	Watchdog	15
Table 8	APM32F103xDxE Pin Definitions	23
Table 9	Maximum rated voltage characteristics	38
Table 10	Maximum rated current characteristics	38
Table 11	Temperature characteristics	39
Table 12	General Operating Conditions	39
Table 13	Embedded Reset and Power Control Block Characteristics (-40°C < $T_A$ < +105°C)	40
Table 14	Embedded Reference Voltage	41
Table 15	Maximum current consumption in Run mode, data process code run from Flash	42
Table 16	Maximum current consumption in Run mode, data process code run from RAM	43
Table 17	Maximum current consumption in Sleep mode, data process code run	44
Table 18	Maximum Current Consumption in Stop Mode and Standby Mode	45
Table 19	Typical current consumption in Run mode, data process code run from Flash	46
Table 20	Typical current consumption in Run mode, data process code run from RAM	46
Table 21	Typical current consumption in sleep mode, code run from Flash or RAM	47
Table 22	Typical current Consumption in Stop Mode and Standby Mode	47
Table 23	HSECLK 4~16 MHz Oscillator Characteristics(1)(2)	48
Table 24	LSECLK oscillator characteristics (f <sub>LSECLK</sub> = 32.768 kHz)	49
Table 25	HSICLK Oscillator Features <sup>(1)</sup>	49
Table 26	LSICLK Oscillator Characteristics (1)	50
Table 27	Wake Up time in Low-power Mode	50
Table 28	PLL Characteristics	51
Table 29	FLASH Memory Characteristics (1)	51
Table 30	EMS Characteristics	52
Table 31	EMI Characteristics	53
Table 32	ESD Absolute maximum ratings	53



Table 33	Static latch-up <sup>(1)</sup>	53
Table 34	I/O Static Characteristics (Test conditions $V_{DD}$ = 2.7-3.6V, $T_A$ = -40 ~ 105 $^{\circ}$ C)	54
Table 35	Output Voltage Characteristics (test conditions $V_{CC}$ =2.7-3.6V, $T_A$ = -40~105°C)	55
Table 36	I/O AC Characteristics	55
Table 37	NRST Pin Characteristics (Test condition V <sub>CC</sub> =3.3V, T <sub>A</sub> = -40~105°C)	56
Table 38	I <sup>2</sup> C Interface Characteristics (Test conditions V <sub>DD</sub> =3.3V, T <sub>A</sub> = 25°C)	57
Table 39	SPI Characteristics (VDD = 3.3V, TA = 25°C)	58
Table 40	USBD Full Speed Electrical Characteristics(V <sub>DD</sub> = 3.0~3.6V, T <sub>A</sub> = 25°C)	61
Table 41	ADC Characteristics (V <sub>DD</sub> =2.4-3.6V, T <sub>A</sub> =-40~105°C)	61
Table 42	Maximum R <sub>AIN</sub> at f <sub>ADC</sub> =14MHz <sup>(1)</sup>	62
Table 43	ADC Accuracy	62
Table 44	DACCharacteristics	63
Table 45	LQFP144 Package Data	66
Table 46	LQFP100 Package Data	69
Table 47	LQFP64 Package Data	71
Table 48	Ordering Information Table	73
Table 49	Strip Packaging Parameter Specification	75
Table 50	Pallet packing parameters specification sheet	77
Table 51	Commonly Used Function Module Denomination	78
Table 52	Document Version History	79



# **Table of Figures**

Figure 1	LQFP144 Pinout	20
Figure 2	LQFP100 Pinout	. 21
Figure 3	LQFP64 Pinout	. 22
Figure 4	APM32F103xDxE Performance Line System Diagram	. 32
Figure 5	APM32F103xDxE Performance Line Clock Tree	. 33
Figure 6	APM32F103xDxE Performance Line Address Mapping Diagram	. 34
Figure 7	Load conditions when measuring pin parameters	35
Figure 8	Pin Input Voltage Measurement Scheme	36
Figure 9	Current Consumption Measurement Scheme	36
Figure 10	Power supply scheme	. 37
Figure 11	I/O AC Characteristics Definition	56
Figure 12	IC Bus AC Waveform and Measurement Circuit (1)	.58
Figure 13	SPI Timing Diagram - Slave Mode and CPHA=0	.59
Figure 14	SPI Timing Diagram - Slave Mode and CPHA=1 <sup>(1)</sup>	60
Figure 15	SPI Timing Diagram - Master Mode <sup>(1)</sup>	60
Figure 16	USBD Timings: Definition of Data Signal Rise and Fall Times	61
Figure 17	12-bit buffered/non-buffered DAC	64
Figure 18	LQFP144 Package Diagram	65
Figure 19	LQFP144-144 pins, 20 x 20mm recommended welding Layout	66
Figure 20	LQFP144-144 pin, 20 x20 mm package identification diagram	67
Figure 21	LQFP100 Package Diagram	68
Figure 22	LQFP100 - 100 pin, 14 x 14mm recommended welding Layout	69
Figure 23	LQFP100 - 100 pin, 14 x 14mm package identification diagram	.70
Figure 24	LQFP64 Package Diagram	.70
Figure 25	LQFP64 - 64 pin, 10 x 10mm recommended welding Layout	.72
Figure 26	LQFP64 - 64 pin, 10 x 10mm identification diagram	. 72
Figure 27	Specification drawing of ribbon packaging	. 75
Figure 28	Schematic diagram of pallet packing	76



#### 2 Overview

32-bit APM32F103xDxE series MCU is based on the Arm® Cortex®-M3 core. The maximum operating frequency is 96MHz.

Built-in high-speed memory (Flash up to 512Kbytes and SRAM up to 128Kbytes), a number of enhanced I/Os ports and peripherals to connect to 2 APB buses. The chip is equipped with a powerful FPU, which supports single-precision data processing instructions and data types. All models include 3 12-bit ADC, 4 universal 16-bit timers and 2 PWM timers, 2 basic timers, as well as standard and advanced communication interfaces: 2 I2C, 3 SPI, two I2S, 1 SDIO, 3 USART, 2 UART, 1 USBD, and 1 CAN.

APM32F103xDxE enhanced series operates temperature rang from -40°C $\sim$  +105°C, Voltage range: 2.0V  $\sim$  3.6V. A series of power-saving modes ensure the requirements of low power consumption applications.

APM32F103xDxE enhanced series MCU support 3 different packages from 64 ~ 144 pins. The configuration of peripherals in the device is different according to different package forms.



## 3 Features Description

Please refer to the table below for details of APM32F103xDxE product features and peripheral counts.

Table 1 APM32F103xDxE Product Features and Peripheral Configurations

			F103Rx	APM3	2F103Vx	APM32F103Zx				
	peripheral	RD	RE	VD	VE	ZD	ZE			
	Flash (Kbytes)	384	512	384	512	384	512			
SRAM (Kbytes)		64	128	64	128	64	128			
Memory Controller(EMMC)		N	No Yes		Yes (Do not support SDRAM)		Yes(Support SDRAM)			
	General-purpose			l	4	<b>.</b>				
Timers	Advanced	2								
	Basic				2					
	SPI (I <sup>2</sup> S)			3	(2)					
	I <sup>2</sup> C	2								
	USART (UART)	3 (2)								
Comm	USBD	1								
	CAN	1								
	SDIO	1								
	GPIOs	5	i1		80	112				
	12-bit ADC	3			3	3				
(1	Number of channels)	16		16		21				
	12-bit DAC	2								
(Number of channels)		2								
	CPU frequency	96MHz								
	FPU	1								
	Operating voltage	2.0 ~ 3.6 V								
	Package	LQFP64 LQFP100 LQFF				P144				

## 3.1 Arm® Cortex®-M3 Core with Embedded Flash and SRAM

Arm® Cortex®-M3 processor is the latest generation of Arm processors for embedded systems.

It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

Arm® Cortex®-M3 is 32-bit RISC processor provides additional code efficiency and exploits the high performance of Arm core on the storage space of the usual 8-bit and 16-bit systems.

APM32F103xDxE enhancedseries MCUs are based on Arm core, so it is compatible with all Arm tools and software.

## 3.2 Memory

Up to 512 Kbytes of embedded Flash is available for storing programs and data.



Table 2 Description of Memory

Memory	The biggest byte	Function				
Embedded Flash	512 Kbytes	For storing programs and data				
Embedded Static Memory	128Kbytes	CPU can be accessed (read/write) with 0 wait				
Embedded otatic Memory	120109103	cycle.				

#### 3.2.1 Configurable External Memory Controller

APM32F103xDxE enhanced series integrates EMMC modules, consisting of SMC, DMC and supports PC /CF card, SRAM, SDRAM, PSRAM, NOR and NAND.

Function is introduced:

- Three EMMC interrupt source, through logic or even to the NVIC unit
- Write FIFO
- Code outside the NAND flash memory and the PC card file operation

## 3.3 Power Management

### 3.3.1 Power Supply Schemes

Table 3 Power Supply Schemes

Name	Voltage Range	Description
V <sub>DD</sub>	2.0~3.6V	$V_{\text{DD}}$ supplies power directly to the IO port, and in addition, the $V_{\text{DD}}$ supplies power to the core circuit via a voltage regulator
Vssa/Vdda	2.0~3.6V	Power the analog portion of the ADC, DAC, reset module, RC oscillator and PLL.When using ADC or DAC, VDDA must not be less than 2.4V. VDDA and VSSA must be connected to VDD and VSS, respectively.
V <sub>BAT</sub>	1.8V~3.6V	When $V_{\text{DD}}$ is turned off, power is supplied to the RTC, external 32kHz oscillator, and backup registers via an internal power switcher.

Note: Refer to details on how to connect power pins in Figure 10.

### 3.3.2 Voltage Regulator

The voltage regulator can adjust the working mode of the MCU to reduce power consumption. There are three operation modes:



Table 4 Operation Modes of Voltage Regulator

Name	Description				
Main Mode(MR)	MR is used in nominal regulation mode				
Low Power Mode(LPR)	LPR is used in the stop modes				
	For the standby mode of CPU, the output of the voltage regulator is in the high resistance state, the power supply of				
Power Down Mode	the kernel circuit is cut off, the voltage regulator is in the				
	zero consumption state, and the contents of registers and				
	SRAM are all lost.				

This regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output.

#### 3.3.3 Power Supply Supervisor

The product is integrated with POR and PDR circuit. This circuit is always in the working state to ensure that the system works when the power supply exceeds 2V. When the  $V_{DD}$  is lower than the set threshold  $V_{POR/PDR}$ , the system will keep the reset state without connecting the external reset circuit.

The product monitors the  $V_{DD}/V_{DDA}$  voltage through the PVD and compares the monitored voltage to the threshold  $V_{PVD}$ . Interrupts occur when the  $V_{DD}$  is below or above the set threshold  $V_{PVD}$ . The interrupt handler can issue a warning message or switch the microcontroller to safe mode. The PVD function needs to be enabled programmatically.

Refer to Chapter 5 Electrical Characteristics for details on VPOR/PDR and VPVD.

#### 3.3.4 Low Power Mode

The product supports three low-power modes to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Table 5 Low Power Mode

Mode Types	Description
Sleep Mode	In Sleep mode, only the CPU is stopped. All peripherals continue to
	operate and can wake up the CPU when an interrupt/event occurs.
	The stop mode minimizes power consumption while maintaining no loss
Stop Mode	of SRAM and register contents.In shutdown mode, the internal 1.5V power
Otop Wode	supply section stops, the PLL, HSICLK's RC oscillator and HSECLK
	crystal oscillator are turned off, and the voltage regulator is placed in either



Mode Types	Description					
	normal mode or low power mode. The microprocessor can be woken from					
	shutdown mode by any signal configured to EINT.The EINT signal can be					
	one of 16 external I/O ports, the output of a PVD, a wake-up call from an					
	RTC alarm clock or a USBD.					
	The lowest power consumption can be achieved in standby mode.In					
	standby mode, the internal voltage regulator is turned off, so the power					
	supply to the internal 1.6V part is cut off.PLL, HSICLK RC oscillator and					
	HSECLK crystal oscillator are also shut down; After entering standby					
Standby Mode	mode, the contents of the SRAM and registers disappear, but the contents					
	of the backup registers remain, and the standby circuit is still working.					
	Exiting from standby mode is when an external reset signal on the NRST,					
	an IWDT reset, a rising edge on the WKUP pin, or an alarm clock on the					
	RTC is available.					

Note: The RTC, the IWDT, and the corresponding clock sources are not stopped by entering stop or standby mode.

## 3.4 Clocks and Startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary(for example with failure of an indirectly used external oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 96 MHz.

Figure 5 Details on the clock tree.

## 3.5 RTC and Backup Registers

The RTC and the backup register are powered by a switch that selects the  $V_{DD}$  power supply if the  $V_{DD}$  is available, or the  $V_{BAT}$  pin power supply if not.Backup registers (42 16-bit registers) can be used to hold 84bytes of user application data when  $V_{DD}$  is turned off.The RTC and backup registers are not reset by the system or power reset source, nor are they reset when awakened from standby mode.



Real-time clocks have a set of continuously running counters, can provide calendar functionality through the appropriate software, and also have alarm interrupts and phased interrupts. Its clock source can choose from an external 32.768 kHz crystal oscillator, resonator or oscillator, an internal 40 kHz low speed RC oscillator or an external high speed clock with a 128 frequency divider. To compensate for the deviation of the natural crystal, the clock of the RTC can be calibrated by output a 512Hz signal. The RTC has a 32-bit programmable counter that is used to alarm long-term measurements using the comparison register. There is a 20-bit pre-divider for the time-based clock, which by default will produce a 1-second long time reference from a 32.768kHz clock.

#### 3.6 Boot Modes

At boot time, the bootstrap pin allows you to select one of three bootstrap modes to bootstrap from user flash memory, from system memory, or from internal SRAM. The Boot loader is stored in the system memory, and the flash memory can be reprogrammed using USART1.

#### 3.7 CRC Calculation Unit

The CRC (Cyclic Redundancy Check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of time and stored at a given memory location.

## 3.8 General Purpose IO Port

51/80/112 I/Os are available for the product, and the specific selection can refer to the model and package. All I/O can be mapped to 16 external interrupt controllers, and most of I/O support 5V logic level input.

## 3.9 Interrupt Controller

#### 3.9.1 Nested Vectored Interrupt Controller (NVIC)

APM32F103xDxE embeds a nested vectored interrupt controller able to handle up to 65 maskable interrupt channels(not including the 16 interrupt lines of Cortex-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts



- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.9.2 External Interrupt/Event Controller (EINT)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EINT can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected to the 16 external interrupt lines.

#### 3.10 FPU

The product has built-in independent FPU floating-point operation processing unit, supports IEEE754 standard, supports single-precision floating-point operation, and supports algorithms such as CMP, SUM, SUB, PRDCT, MAC, DIV, INVRGSQT, SUMSQ, DOT, floating-point to integer conversion and integer to floating point conversion.

#### 3.11 DMA

The flexible 12-channel general-purpose DMAs(7 channels for DMA1 and 5 channels for DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The two DMA controllers support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose and advanced-control Timers TMRx, DAC, I<sup>2</sup>S, SDIO and ADC.

#### **3.12** Timer

The enhanced series of high-density APM32F103xDxE includes up to two advanced-control Timer (TMR1, TMR8), up to four general-purpose Timers, two basic Timers, two watchdog Timers, and a SysTick Timer.

Table 6 compares the features of the advanced-control, general-purpose and basic Timers:



Table 6 Timer Feature Comparison

Type of Timer	r SysTick Timer Basic Timer General-purpose Timer								Advanced -control Timer		
Timer Name	Sys Tick Timer	TMR6	TMR7	TMR2 TMR3 TMR4 TMR5				TMR1	TMR8		
Counter Resolution	24-bit	1	6-bit		1	16-bit 16-bit		16-bit			
Counter Type	Down	Up Up, down, up/down					Up, down, up/down				
Prescaler Factor			Any integer between 1 Any integer between 1 and and 65536 65536		An	Any integer between 1 and 65536					
DMA Request generation		,	⁄es			Yes			Yes		
Capture/Comp are Channels			0			4			4		
Complementar y Outputs			No			No				Yes	
Function Specification	<ul> <li>Dedicated for OS</li> <li>Automatic reload function</li> <li>Maskable system interrupt generation when the counter reaches 0</li> <li>Programmable clock source</li> </ul>	genera	or DAC trigger ition e used as a c 16-bit time	- (c) - (d)	chaining for Counters debug mo Can be PWM outper Each Time DMA required to can had consider to can had consider to can encoder	can be de used to buts er has in est gene andle tal) signals tputs from	and the	-	with proceed dead-Time of the configure of the counter can be countered to the counter of the counter o	neral-purpose 10 as the same feating Rx Timer.  ed as the 16-bit Poit has full modular (0-100%).  node, anced-control Timen be frozen and outs disabled.	6-bit tures PWM ation

## 3.13 Watchdog

APM32F103xDxE series MCU has two built-in watchdogs, providing increased security, time accuracy and flexibility of use. Two watchdog devices (standalone watchdog and window watchdog) can be used to detect and resolve faults caused by software errors; When the counter reaches a given timeout value, either triggers an interrupt (for windowed watchdog only) or produces a system reset.



Table 7 Watchdog

Watahdaa	Counter	Country Tyma	Prescale	Eurotian Curalification
Watchdog	Resolution	Counter Type	Factor	Function Specification
Independent Watchdog	12-bit	down	Any integer between 1 and 256	It is clocked from an independent 40 kHz internal RC oscillator and as it operates independently from the main clock, it can operate in stop and standby modes.  Reset the device when a problem occurs.  As a free-running Timer for application timeout management.  It is hardware- or software-configurable through the option bytes.  The counter can be frozen in debug mode.
Window Watchdog	7-bit	down	-	It can be set as free-running.  Reset the device when a problem occurs.  It is clocked from the main clock. It has an early warning interrupt capability.  The counter can be frozen in debug mode.

## 3.14 Peripheral Interface

#### 3.14.1 I2C Bus

Two embedded I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes. They support 7/10-bit addressing mode and 7-bit dual addressing mode(as slave). A hardware CRC generation/verification is embedded. They can be served by DMA and they support SM Bus 2.0/PM Bus.

I<sup>2</sup>C 3/4 bus is a two-wire serial interface, composed of serial data line (SDA) and serial clock (SCL), which can work as transmitter and receiver in standard mode, fast mode and high speed mode. The fast mode and high speed mode devices are backwards compatible.

#### 3.14.2I2S Bus

Two standard I2S interfaces (multiplexed with SP12 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 48 KHz are supported. When either or both of the I2S interfaces are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.



#### 3.14.3**USART**

The high-capacity APM32F103xDxE enhanced series includes three universal synchronous/asynchronous transceivers (USART1, USART2 and USART3) and two universal asynchronous transceivers (UART4 and UART5).

These five interfaces provide asynchronous communication, support for IRDA SIR ENDEC transport codec, multi-processor communication mode, single-wire semi-duplex communication mode, and LIN master/slave functionality.

The USART1 interface can communicate at a rate of 4.5Mbit/s, while other interfaces can communicate at a rate of 2.25Mbit/s.

USART1, USART2 and USART3 have hardware CTS and RTS signal management, compatible with ISO7816 smart cards and SPI-like communication mode, except UART5 all other interfaces can use DMA operation.

#### 3.14.4**SPI**

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

All SPIs can be served by the DMA controller.

#### 3.14.5 Controller Area Network (CAN)

The CAN is compliant with specifications 2.0A and 2.0B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

#### 3.14.6 **USBD**

The product embeds a module USBD compatible with full-speed USBD. The USBD device implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSECLK crystal oscillator).

#### 3.14.7 Simultaneous Use of USBD and CAN Interface

When USBD and CAN are used together, you need to:



- Write 0x00000001 at the base address offset 0x100 of the USBD.
- The PA11 and PA12 pins are for USBD and CAN is used to multiplex other pins.

  Note: With USBD and USBD2 common pin, so the same time CAN only use a USBD, when need to use USBD and at the same time CAN only use USBD2 instead of USBD.

#### 3.14.8 LCD Parallel Interface(LCD)

The EMMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration.

#### 3.14.9 **SDIO**

An SD/SDIO/MMC host interface is available, that supports MMC System Specification Version 4.2 in three different databus modes: 1-bit(default), 4-bit and 8-bit The interface allows data transfer at up to 48 MHz in 8-bit mode, and is compliant with SD Memory Card Specifications Version 2.0.

The SDIO Card Specification Version 2. 0 also supports two different databus modes: 1-bit(default)and 4-bit.

The current version supports only one SD/SDIO/MMC4 2 card at any one time and a stack of MMC4. 1 or previous.

In addition to SD/SDIO/MMC, this interface is also fully compliant with the CE-ATA digital protocol Rev1. 1.

#### 3.14.10 **GPIO**

The product can have up to 112 GPIO pins, each pin can be configured by the software for output (push pull or leak), input(with or without pull-down or pull-down) or multiplexed peripheral function ports. Most GPIO pins are shared with digital or analog multiplexing peripherals. All GPIO pins have high current flow capability.

If needed, the peripheral function of the I/O pin can be locked with a specific operation to avoid accidental writes to the I/O register.



#### 3.15 Converters

#### 3.15.1ADC

Embedded in the product are three 12-bit analog/digital converters that share up to 21 external channels per ADC for single or scan conversion. In scan mode, the conversion automatically runs on a selected set of analog inputs.

other on ADC interface logic functions including synchronous sampling and maintaining, cross sampling and maintained and a single sample. The ADC can use DMA operations.

The analog watchdog function allows very precise monitoring of one, multiple, or all selected channels, with interruptions occurring when the monitored signal exceeds a preset threshold. Events generated by the Universal Timer (TMRX) and the Advanced Control Timer (TMR1 and TMR8) can be internally cascaded to the start and injection triggers of the ADC, respectively, and applications can synchronize the AD transformation with the clock.

#### 3.15.2 Digital/Analog Converter(DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration. This dual digital interface supports the following features:

- -two DAC converters:one for each output channel
- -8-bit or 12-bit monotonic output
- ·left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- -triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- ·external triggers for conversion
- input voltage reference V<sub>REF+</sub>,

Eight DAC trigger inputs are used in the APM32F103xDxE performance line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

## 3.16 Debug Interface (SWJ-DP)

The Arm SWJ-DP interface is embedded, and it combines JTAG and serial wire debug that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG



TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

## 3.17 Embedded Trace Macrocell (ETM)

The Arm® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the APM32F103xDxE through a small number of ETM pins to an external hardware trace port analyzer(TPA)device. The TPA is connected to a host computer using USBD, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors, and is compatible with third party debugger software tools.




#### 4 Pin Features

## 4.1 Pinouts and Pin Descriptions

#### 4.1.1 APM32F103xDxE Performance line LQFP144


Figure 1 LQFP144 Pinout





#### 4.1.2 APM32F103xDxE Performance line LQFP100


Figure 2 LQFP100 Pinout





#### 4.1.3 APM32F103xDxE Performance line LQFP64

Figure 3 LQFP64 Pinout





## 4.2 Pin Description

Table 8 APM32F103xDxE Pin Definitions

				Table 8	A NI WIOZ		rin Definitions		
		Pins			(2	Main	Alternate functions		
Pin Name		l _			/el (;	Function (3)			
Pin Name	LQFP64	LQFP100	LQFP144	Type (1)	I/O level (2)	(after reset)	Default	Remap	
PE2	-	1	1	I/O	FT	PE2	TRACECK, SMC_A23	-	
PE3	-	2	2	I/O	FT	PE3	TRACED0, SMC_A19	-	
PE4	-	3	3	I/O	FT	PE4	TRACED1, SMC_A20	-	
PE5	-	4	4	I/O	FT	PE5	TRACED2, SMC_A21	-	
PE6	-	5	5	I/O	FT	PE6	TRACED3, SMC_A22	-	
V <sub>BAT</sub>	1	6	6	S	-	$V_{BAT}$	-	-	
PC13- TAMPER- RTC <sup>(4)</sup>	2	7	7	I/O	-	PC13 <sup>(5)</sup>	TAMPER-RTC	-	
PC14- OSC32_IN	3	8	8	I/O	-	PC14 <sup>(5)</sup>	OSC32_IN	-	
PC15- OSC32_OUT (4)	4	9	9	I/O	-	PC15 (5)	OSC32_OUT	-	
PF0	-	-	10	I/O	FT	PF0	SMC_A0, DMC_A0	-	
PF1	-	-	11	I/O	FT	PF1	SMC_A1, DMC_A1	-	
PF2	-	-	12	I/O	FT	PF2	SMC_A2, DMC_A2	-	
PF3	-	-	13	I/O	FT	PF3	SMC_A3, DMC_A3	-	
PF4	-	-	14	I/O	FT	PF4	SMC_A4, DMC_A4	-	
PF5	-	-	15	I/O	FT	PF5	SMC_A5, DMC_A5	-	
V <sub>SS_5</sub>	-	10	16	S	-	V <sub>SS_5</sub>	-	-	
$V_{DD_{\_5}}$	-	11	17	S	-	$V_{DD_5}$	-	-	
PF6	-	-	18	I/O	-	PF6	ADC3_IN4, SMC_NIORD	-	
PF7	-	-	19	I/O	-	PF7	ADC3_IN5, SMC_NREG	-	



						T T	250	ICONDUCTOR
		Pins			(2)	Main Function (3)	Alternate functions	
Pin Name	LQFP64	LQFP100	LQFP144	Type (1)	I/O level (2)	(after reset)	Default	Remap
PF8	-	-	20	I/O	-	PF8	ADC3_IN6, SMC_NIOWR	-
PF9	-	-	21	I/O	-	PF9	ADC3_IN7, SMC_CD	-
PF10	-	-	22	I/O	-	PF10	ADC3_IN8, SMC_INTR	-
OSC_IN	5	12	23	I	ı	OSC_IN	-	PD0 <sup>(7)</sup>
OSC_OUT	6	13	24	0	-	OSC_OUT	-	PD1 <sup>(7)</sup>
NRST	7	14	25	I/O	-	NRST	-	-
PC0	8	15	26	I/O	-	PC0	ADC123_IN10, DMC_WE	-
PC1	9	16	27	I/O	-	PC1	ADC123_IN11, DMC_RAS	-
PC2	10	17	28	I/O	-	PC2	ADC123_IN12, DMC_CS	-
PC3	11	18	29	I/O	-	PC3	ADC123_IN13, DMC_CKE	-
V <sub>SSA</sub>	12	19	30	S	-	V <sub>SSA</sub>	-	-
$V_{REF}$	-	20	31	S	-	V <sub>REF-</sub>	-	-
$V_{REF}$	-	21	32	S	-	V <sub>REF</sub> +	-	-
$V_{DDA}$	13	22	33	S	-	$V_{DDA}$	-	-
PA0-WKUP	14	23	34	I/O	-	PA0	WKUP,  USART2_CTS <sup>(6)</sup> ,  ADC123_IN0,  TMR2_CH1_ETR <sup>(6)</sup> ,  TMR5_CH1,  TMR8_ETR	-
PA1	15	24	35	I/O	-	PA1	USART2_RTS <sup>(6)</sup> , ADC123_IN1, TMR5_CH2, TMR2_CH2 <sup>(6)</sup>	-
PA2	16	25	36	I/O	-	PA2	USART2_TX <sup>(6)</sup> ,  TMR5_CH3,  ADC123_IN2,  TMR2_CH3 <sup>(6)</sup>	-



						Main		SEMICONDUCTOR
		Pins			6	Main Function (3)	Alternate function	าร
Pin Name		Ι_	I _	Type (1)	vel (;	runction (3)		
r III Name	LQFP64	LQFP100	LQFP144	Type (1) (2) (3) (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	(after reset)	Default	Remap	
PA3	17	26	37	I/O	-	PA3	USART2_RX <sup>(6)</sup> ,  TMR5_CH4,  ADC123_IN3,  TMR2_CH4 <sup>(6)</sup>	-
	10	27	38	S		V		
V <sub>SS_4</sub>	18				-	V <sub>SS_4</sub>		-
V <sub>DD_4</sub>	20	29	40	S I/O	-	V <sub>DD_4</sub>	- SPI1_NSS <sup>(6)</sup> , USART2_CK <sup>(6)</sup> , DAC_OUT1, ADC12_IN4	-
PA5	21	30	41	I/O	-	PA5	SPI1_SCK <sup>(6)</sup> , DAC_OUT2, ADC12_IN5	-
PA6	22	31	42	I/O	-	PA6	SPI1_MISO <sup>(7)</sup> , TMR8_BKIN, ADC12_IN6 TMR3_CH1 <sup>(7)</sup>	TMR1_BKIN
PA7	23	32	43	I/O	-	PA7	SPI1_MOSI <sup>(7)</sup> TMR8_CH1N  ADC12_IN7  TMR3_CH2 <sup>(7)</sup>	TMR1_CH1N
PC4	24	33	44	I/O	-	PC4	ADC12_IN14	-
PC5	25	34	45	I/O	-	PC5	ADC12_IN15	-
PB0	26	35	46	I/O	-	PB0	ADC12_IN8 TMR3_CH3 TMR8_CH2N	TMR1_CH2N
PB1	27	36	47	I/O	-	PB1	ADC12_IN9, TMR3_CH4 <sup>(6)</sup> TMR8_CH3N	TMR1_CH3N
PB2	28	37	48	I/O	FT	PB2, BOOT1	-	-
PF11	-	-	49	I/O	FT	PF11	SMC_NIOS16	-
PF12	-	-	50	I/O	FT	PF12	SMC_A6, DMC_A6	-
V <sub>SS_6</sub>	-	-	51	S	-	V <sub>SS_6</sub>	-	-
$V_{DD_6}$	-	-	52	S	-	$V_{DD_6}$	-	-
PF13	-	-	53	I/O	FT	PF13	SMC_A7,	-



						T T	3	EMICONDUCTOR
		Pins			2)	Main Function (3)	Alternate function	s
Pin Name				Time (4)	vel (;	runction (3)		
i iii itailie	LQFP64	LQFP100	LQFP144	Type (1)	I/O level (2)	(after reset)	Default	Remap
							DMC_A7	
PF14			54	1/0	ГТ	PF14	SMC_A8,	
PF 14	-	-	54	I/O	FT	PF14	DMC_A8	-
PF15		_	55	I/O	FT	PF15	SMC_A9,	
1115		_	33	1/0		1113	DMC_A9	
PG0	_	_	56	I/O	FT	PG0	SMC_A10,	_
			30	1/0		1 00	DMC_A10	
PG1	_	_	57	I/O	FT	PG1	SMC_A11,	_
			01	1/0	, ,	101	DMC_A11	
PE7	_	38	58	I/O	FT	PE7	SMC_D4,	TMR1_ETR
						. =.	DMC_D4	
PE8	_	39	59	I/O	FT	PE8	SMC_D5,	TMR1_CH1N
							DMC_D5	
PE9	_	40	60	I/O	FT	PE9	SMC_D6,	TMR1_CH1
							DMC_D6	_
V <sub>SS_7</sub>	-	-	61	S	-	V <sub>SS_7</sub>	-	-
$V_{DD_{\_7}}$	-	-	62	S	-	$V_{DD_{2}}$	-	-
PE10	_	41	63	I/O	FT	PE10	SMC_D7,	TMR1_CH2N
							DMC_D7	
PE11	_	42	64	I/O	FT	PE11	SMC_D8,	TMR1_CH2
							DMC_D8	
PE12	_	43	65	I/O	FT	PE12	SMC_D9,	TMR1_CH3N
							DMC_D9	
PE13	_	44	66	I/O	FT	PE13	SMC_D10,	TMR1_CH3
							DMC_D10	
PE14	-	45	67	I/O	FT	PE14	SMC_D11,	TMR1_CH4
							DMC_D11	
PE15	-	46	68	I/O	FT	PE15	SMC_D12,	TMR1_BKIN
							DMC_D12	
PB10	29	47	69	I/O	FT	PB10	I2C2_SCL, I2C4_SCL,	TMR2_CH3
LDIA	29	4′	09	1/0	1-1	LDIO	USART3_TX <sup>(6)</sup>	TIVIINZ_CES
	1						I2C2_SDA,	
PB11	30	48	70	I/O	FT	PB11	12C2_SDA, 12C4_SDA,	TMR2_CH4
7 5 11		40	'	"			USART3_RX <sup>(6)</sup>	1.711.42_01.14
V <sub>SS_1</sub>	31	49	71	S	-	V <sub>SS_1</sub>	- -	_
V <sub>DD_1</sub>	32	50	72	S	_	V <sub>SS_1</sub> V <sub>DD_1</sub>	-	_



						I I		ICONDUCTOR
		Pins			5)	Main	Alternate functions	
Pin Name		I _	l <u>-</u>	T (4)	vel (	Function (3)		
r III Name	LQFP64	LQFP100	LQFP144	Type (1)	I/O level (2)	(after reset)	Default	Remap
							SPI2_NSS,	
							I2S2_WS,	
PB12	33	51	73	I/O	FT	PB12	I2C2_SMBAI,	-
							USART3_CK <sup>(6)</sup> ,	
							TMR1_BKIN (6)	
							SPI2_SCK,	
PB13	34	52	74	I/O	FT	PB13	I2S2_CK,	_
1 010	34	52	/-	1/0		1 513	USART3_CTS $^{(6)}$ ,	-
							TMR1_CH1N	
							SPI2_MISO,	
PB14	35	53	75	I/O	FT	PB14	TMR1_CH2N,	-
							USART3_RTS (6)	
							SPI2_MOSI,	
PB15	36	54	76	I/O	FT	PB15	I2S2_SD,	-
							TMR1_CH3N (6)	
							SMC_D13,	USART3_TX
PD8	-	55	77	I/O	FT	PD8	DMC_D13	
							SMC_D14,	
PD9	-	56	78	I/O	FT	PD9	DMC_D14	USART3_RX
							SMC_D15,	
PD10	-	57	79	I/O	FT	PD10	DMC_D15	USART3_CK
							SMC_A16,	
PD11	-	58	80	I/O	FT	PD11	DMC_BA0	USART3_CTS
							SMC_A17,	TMR4_CH1,
PD12	-	59	81	I/O	FT	PD12	DMC_BA1	USART3_RTS
PD13	-	60	82	I/O	FT	PD13	SMC_A18	TMR4_CH2
V <sub>SS_8</sub>	-	-	83	S	-	V <sub>SS_8</sub>	-	-
V <sub>DD_8</sub>	-	_	84	S	-	V <sub>DD_8</sub>	-	-
							SMC_D0,	
PD14	-	61	85	I/O	FT	PD14	DMC_D0	TMR4_CH3
						+	SMC_D1,	
PD15	-	62	86	I/O	FT	PD15	DMC_D2	TMR4_CH4
							SMC_A12,	
PG2	-	-	87	I/O	FT	PG2	DMC_A12	-
							SMC_A13,	
PG3	-	-	88	I/O	FT	PG3	DMC_A13	-
PG4	-	_	89	I/O	FT	PG4	SMC_A14,	-



							521	IICONDUCTOR -
		Pins			2)	Main Function (3)	Alternate functions	
Pin Name		Ι_	T		) je/	Function (3)		
	LQFP64	LQFP100	LQFP144	Type (1)	I/O level (2)	(after reset)	Default	Remap
							DMC_A14	
505						205	SMC_A15,	
PG5	-	-	90	I/O	FT	PG5	DMC_A15	-
PG6	-	-	91	I/O	FT	PG6	SMC_INT2	-
PG7	-	-	92	I/O	FT	PG7	SMC_INT3	-
PG8	-	-	93	I/O	FT	PG8	DMC_CLK	-
V <sub>SS_9</sub>	-	-	94	S	-	V <sub>SS_9</sub>	-	-
$V_{DD_9}$	-	-	95	S	-	$V_{DD_9}$	-	-
							12S2_MCK,	
PC6	37	63	96	I/O	FT	PC6	TMR8_CH1,	TMR3_CH1
							SDIO_D6	
							12S3_MCK,	
PC7	38	64	97	I/O	FT	PC7	TMR8_CH2,	TMR3_CH2
							SDIO_D7	
PC8	39	65	98	1/0	СТ	DC0	TMR8_CH3,	TMD2 CH2
PCo	39	00	90	I/O	FT	PC8	SDIO_D0	TMR3_CH3
D00	40		-00			DOG	TMR8_CH4,	TMD0 OU4
PC9	40	66	99	I/O	FT	PC9	SDIO_D1	TMR3_CH4
							USART1_CK,	
PA8	41	67	100	I/O	FT	PA8	TMR1_CH1 <sup>(6)</sup> ,	-
							MCO	
DAG	40	00	404	1/0		DAG	USART1_TX (6),	
PA9	42	68	101	I/O	FT	PA9	TMR1_CH2 (6)	-
DA40	40	60	100	1/0	ГТ	DA40	USART1_RX (6),	
PA10	43	69	102	I/O	FT	PA10	TMR1_CH3 (6)	-
							USART1_CTS,	
							USBDDM,	
PA11	44	70	103	I/O	FT	PA11	USBD2DM,	-
							CAN_RX (6),	
							TMR1_CH4 (6)	
							USART1_RTS,	
							USBDDP	
PA12	45	71	104	I/O	FT	PA12	USBD2DP,	-
							CAN_TX <sup>(6)</sup> ,	
							TMR1_ETR (6)	
PA13	46	72	105	I/O	FT	JTMS/	-	PA13



								SEMICONDUCTOR -
		Pins			€ R	Main	Alternate function	ıs
Pin Name		_			/el (2)	Function (3)		
LQFP64	LQFP64	LQFP100	LQFP144	Type (1)	I/O level (2)	(after reset)	Default	Remap
						SWDIO		
-	-	73	106	-	-	-	-	-
V <sub>SS_2</sub>	47	74	107	S	-	V <sub>SS_2</sub>	-	-
$V_{DD_2}$	48	75	108	S	-	V <sub>DD_2</sub>	-	-
PA14	49	76	109	I/O	FT	JTCK/ SWCLK	-	PA14
PA15	50	77	110	I/O	FT	JTDI	SPI3_NSS, I2S3_WS	TMR2_CH1_E TR, PA15, SPI1_NSS
PC10	51	78	111	I/O	FT	PC10	UART4_TX, SDIO_D2	USART3_TX
PC11	52	79	112	I/O	FT	PC11	UART4_RX, SDIO_D3	USART3_RX
PC12	53	80	113	I/O	FT	PC12	UART5_TX, SDIO_CK	USART3_CK
PD0	-	81	114	I/O	FT	OSC_IN (7)	SMC_D2, DMC_D2	CAN_RX
PD1	-	82	115	I/O	FT	OSC_OUT	SMC_D3, DMC_D3	CAN_TX
PD2	54	83	116	I/O	FT	PD2	TMR3_ETR, UART5_RX, SDIO_CMD	-
PD3	-	84	117	I/O	FT	PD3	SMC_CLK	USART2_CTS
PD4	-	85	118	I/O	FT	PD4	SMC_NOE	USART2_RTS
PD5	-	86	119	I/O	FT	PD5	SMC_NWE	USART2_TX
V <sub>SS_10</sub>	-	-	120	S	-	V <sub>SS_10</sub>	-	-
V <sub>DD_10</sub>	-	-	121	S	-	V <sub>DD_10</sub>	-	-
PD6	-	87	122	I/O	FT	PD6	SMC_NWAIT	USART2_RX
PD7	-	88	123	I/O	FT	PD7	SMC_NE1, SMC_NCE2	USART2_CK
PG9	-	-	124	I/O	FT	PG9	SMC_NE2, SMC_NCE3	-
PG10	-	-	125	I/O	FT	PG10	SMC_NCE4_1, SMC_NE3	-



						Ba . t	55	MICONDUCTOR -
		Pins			2)	Main Function (3)	Alternate functions	;
Pin Name			l _	T (4)	vel (;	runction (3)		1
riii Naiile	LQFP64	LQFP100	CAFP100	I/O level (2)	(after reset)	Default	Remap	
PG11	-	-	126	I/O	FT	PG11	SMC_NCE4_2	-
PG12	-	-	127	I/O	FT	PG12	SMC_NE4	-
PG13	-	-	128	I/O	FT	PG13	SMC_A24	-
PG14	-	-	129	I/O	FT	PG14	SMC_A25	-
V <sub>SS_11</sub>	-	-	130	S	-	V <sub>SS_11</sub>	-	-
V <sub>DD_11</sub>	-	-	131	S	-	V <sub>DD_11</sub>	-	-
PG15	-	-	132	I/O	FT	PG15	DMC_CAS	-
PB3	55	89	133	I/O	FT	JTDO	SPI3_SCK, I2S3_CK	PB3, TRACESWO, TMR2_CH2, SPI1_SCK
PB4	56	90	134	I/O	FT	NJTRST	SPI3_MISO	PB4, TMR3_CH1, SPI1_MISO
PB5	57	91	135	I/O	-	PB5	I2C1_SMBAI, SPI3_MOSI, I2S3_SD	TMR3_CH2, SPI1_MOSI
PB6	58	92	136	I/O	FT	PB6	I2C1_SCL <sup>(6)</sup> , I2C3_SCL, TMR4_CH1 <sup>(6)</sup>	USART1_TX
PB7	59	93	137	I/O	FT	PB7	I2C1_SDA <sup>(6)</sup> , I2C3_SDA, SMC_NADV , TMR4_CH2 <sup>(6)</sup>	USART1_RX
BOOT0	60	94	138	1	-	воото	-	-
PB8	61	95	139	I/O	FT	PB8	TMR4_CH3 <sup>(6)</sup> , SDIO_D4	I2C1_SCL, I2C3_SCL, CAN_RX
PB9	62	96	140	I/O	FT	PB9	TMR4_CH4 <sup>(6)</sup> SDIO_D5	I2C1_SDA, I2C3_SDA, CAN_TX
PE0	-	97	141	I/O	FT	PE0	TMR4_ETR, SMC_NBL0, DMC_LDQM	-
PE1	-	98	142	I/O	FT	PE1	SMC_NBL1, DMC_UDQM	-
V <sub>SS_3</sub>	63	99	143	S	-	$V_{SS_3}$	-	-



	Pins				Main Superior (3)		Alternate functions	
Pin Name	LQFP64	LQFP100	LQFP144	Type (1)	I/O level	(after reset)	Default Remap	
$V_{DD_3}$	64	100	144	S	-	V <sub>DD_3</sub>	-	-

- (1) I = input, O = output, S = supply, HiZ = high resistance
- (2) FT = 5V tolerant.
- (3) Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively.
- (4) PC13, PC14 and PC15 are supplied through the power switch since the switch only sinks a limited amount of current (3mA). The use of GPIOs from PC13 to PC15 in output mode is limited: only one GPIO can be used at a Time, the speed should not exceed 2 MHz with a maximum load of 30pF and these IOs must not be used as a current source (e.g. to drive an LED).
- (5) Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BAKPR register description sections in the reference manual.
- (6) This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate Function I/O and Debug Configuration section in the reference manual.
- (7) Pin5 and pin6 in the LQFP64 package are configured as OSC\_IN/OSC\_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 package, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to the Alternate Function I/O and Debug Configuration section in the reference manual. The use of PD0 and PD1 in output mode is limited as they can only be used at 50 MHz in output mode.



## 5 System Diagram

ARM® Cortex®-M3 FMC BUS MATRIX JTAG/SWD FLASH AHB BUS DMA SRAM € € CRC SDIO AHB/APB1 BRIDGE AHB/APB2 BRIDGE TMR2/3/4/5/6/7 AF10 RTC EINT WWDT GPIO A/B/C/D/E/F/G IWDT ADC1/2/3 SP12/12S2 TMR1/8 SP13/12S3 USART2/3 USART1 UART4/5 1201/1203 1202/1204 USBD/USBD2 CAN BAKPR PMU DAC


Figure 4 APM32F103xDxE Performance Line System Diagram

- 1. Operating temperature: -40°C to +85°C (suffix 6) or -40°C to +105°C (suffix7) , junction temperature up to 105°C.
- 2. AF: Alternate function on I/O port pin.



## 6 Clock Tree

Figure 5 APM32F103xDxE Performance Line Clock Tree




- For the USBD function to be available, both HSECLK and PLL must be enabled, with the USBDCLK at 48 MHz.
- 2. To have an ADC conversion time of 1 $\mu$ s, APB2 must be at 14 MHz, 28MHz or 56MHz.



## 7 Address Mapping

Figure 6 APM32F103xDxE Performance Line Address Mapping Diagram



Note: SDRAM is directly addressed to 256M, without Bank access separately.



### 8 Electrical Characteristics

#### 8.1 Parameter Conditions

All voltage parameters are referenced to Vss unless otherwise specified.

#### 8.1.1 Maximum and Minimum Values

Unless otherwise stated, all minimum and maximum values are guaranteed on the production line by testing 100% of the product at ambient temperature  $T_A=25^{\circ}C$  and  $T_A=T_A$ max under worst ambient temperature, supply voltage and clock frequency conditions. Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\Sigma$ ).

#### 8.1.2 Typical Value

Typical data is based on  $T_A$  =25°C and  $V_{DD}$  =3.3V (2 V  $\leq$   $V_{DD}$   $\leq$  3.3 V voltage range) unless otherwise stated. These data are for design guidance only.

#### 8.1.3 Typical Curve

Typical curves are for design guidance only and are not tested unless otherwise stated.

#### 8.1.4 Loading Capacitor

Figure 7 Load conditions when measuring pin parameters






Figure 8 Pin Input Voltage Measurement Scheme





Figure 9 Current Consumption Measurement Scheme





# 8.1.5 Power supply scheme

 $V_{\text{BAT}}$ Reserve area **LSECLK** RTC **BAKPR** The power supply switch  $V_{\text{DD}}$  $V_{DD}$ voltage Arm<sup>®</sup>Cortex<sup>®</sup>-M3 regulator 100 nF + 4.7 μF Memories Vss APB1 APB2 AHB  $V_{DD}$ **V**DDA  $V_{\mathsf{REF}}$  $V_{\mathsf{REF}}+$ HSICLK LSICLK PLLCLK 10 nF 10 nF VREF-ADC + 1 μF PVDVssa

Figure 10 Power supply scheme

# 8.2 Absolute Maximum Ratings

Stresses above the absolute maximum ratings listed in Table 9: Maximum rated voltage characteristics and Table 10: Maximum rated current characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



# 8.2.1 Maximum Rated Voltage Characteristics

Table 9 Maximum rated voltage characteristics

Symbol	Description	Minimum	Maximum	Unit
V <sub>DD</sub> - V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) $^{(1)}$	-0.3	4.0	
	Input voltage on 5V tolerant pins <sup>(2)</sup>	Vss-0.3	5.5	V
Vin	Input voltage on other pins <sup>(2)</sup>	V <sub>SS</sub> -0.3	V <sub>DD</sub> + 0.3	
AV <sub>DDx</sub>	Voltage difference between different supply pins		50	
Vssx-Vss	Voltage difference between different ground pins		50	mV

- 1. All power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to a power supply within the external allowable range.
- 2. If  $V_{IN}$  does not exceed the maximum value,  $I_{INJ(PIN)}$  will not exceed its limit. If  $V_{IN}$  exceeds the maximum value,  $I_{INJ(PIN)}$  must be externally limited to not exceed its maximum value. When  $V_{IN} > V_{DD}$ , there is a forward injection current; when  $V_{IN} < V_{SS}$ , there is a reverse injection current.

# 8.2.2 Maximum Rated Current Characteristics

Table 10 Maximum rated current characteristics

Symbol	Description	Maximum	Unit
I <sub>VDD</sub>	Total current (supply current) (1) went through the V <sub>DD</sub> /V <sub>DDA</sub> power cord.		
I <sub>VSS</sub>	Total current (outflow current) (1) went through the V <sub>SS</sub> ground cord.	150	
	Irrigation current on any I/O and control pins	25	
lιο	Source current on any I/O and control pins	-25	
	Injection current of NRST pin	±5	mA
I <sub>INJ(PIN)</sub> <sup>(2)</sup> (3)	Injection current of HSECLK's OSC_IN pin and LSECLK's OSC_IN pin		
	Injection current of other pins		
ΣI <sub>INJ(PIN)</sub> <sup>(2)</sup>	Total injection current on all I/O and control pins (4)	±25	

- 1. All power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to a power supply within the external allowable range.
- 2. If  $V_{IN}$  does not exceed the maximum value,  $I_{INJ(PIN)}$  will not exceed its limit. If VIN exceeds the maximum value,  $I_{INJ(PIN)}$  must be externally limited to not exceed its maximum value. When  $V_{IN} > V_{DD}$ , there is a forward injection current; when  $V_{IN} < V_{SS}$ , there is a reverse injection current.
- 3. Reverse injection current can interfere with the analog performance of the ADC.
- 4. When several I/O ports have injection current at the same time, the maximum value of  $\Sigma I_{\text{INJ}(\text{PIN})}$  is the sum of the instantaneous absolute values of the forward injection current and the reverse injection current. These results are based on the calculation of the maximum value of  $\Sigma I_{\text{INJ}(\text{PIN})}$  on the four I/O port pins of the device.



# 8.2.3 Maximum Temperature Characteristics

Table 11 Temperature characteristics

Symbol Description		Value	Unit
T <sub>STG</sub>	Storage temperature range	-55 ~ <b>+</b> 150	°C
TJ	Maximum junction temperature	150	°C

# 8.3 Testing Under General Operating Conditions

Table 12 General Operating Conditions

Symbol	Parameters	Conditions	Min value	Max value	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency		0	96	
fPCLK1	Internal APB1 clock frequency		0	48	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	96	
V <sub>DD</sub>	Standard working voltage		2	3.6	V
, (1)	Analog operating voltage (ADC not used)	must be the same	2	3.6	.,
V <sub>DDA</sub> <sup>(1)</sup>	Analog operating voltage (ADC not used)	with V <sub>DD</sub> <sup>(2)</sup>	2.4	3.6	V
V <sub>BAT</sub>	Backup operating voltage		1.8	3.6	V
T <sub>A</sub>	Ambient temperature range T <sub>A</sub> (temperature label 7)		-40	105	°C
TJ	Junction temperature range		-40	150	°C

<sup>1.</sup> When the ADC is used, refer to Chapter 8.3.13

<sup>2.</sup> It is recommended to power VDD and VDDA from the same source. A maximum difference of 300mV between VDD and VDDA can be tolerated during power-up and operation.



# 8.3.1 Embedded Reset and Power Control Block Characteristics (1)

Table 13 Embedded Reset and Power Control Block Characteristics (- $40^{\circ}$ C <  $T_A$  < + $105^{\circ}$ C)

Symbol	Parameters	Conditions	Minimum Value	Typical Value	Maximum Value	Unit
		PLS[2:0]=000 (rising edge)	2.16	2.19	2.22	V
		PLS[2:0]=000 (falling edge)	2.06	2.09	2.11	V
		PLS[2:0]=001 (rising edge)	2.26	2.29	2.32	V
		PLS[2:0]=001 (falling edge)	2.15	2.18	2.21	V
		PLS[2:0]=010 (rising edge)	2.36	2.39	2.42	V
		PLS[2:0]=010 (falling edge)	2.25	2.28	2.31	V
		PLS[2:0]=011 (rising edge)	2.45	2.49	2.52	V
(3)	Programmable voltage detector	PLS[2:0]=011 (falling edge)	2.35	2.38	2.41	V
V <sub>PVD</sub> <sup>(3)</sup>	level selection	PLS[2:0]=100 (rising edge)	2.55	2.59	2.62	V
		PLS[2:0]=100 (falling edge)	2.44	2.48	2.51	V
		PLS[2:0]=101 (rising edge)	2.65	2.68	2.72	V
		PLS[2:0]=101 (falling edge)	2.55	2.58	2.61	V
		PLS[2:0]=110 (rising edge)	2.75	2.79	2.82	V
		PLS[2:0]=110 (falling edge)	2.64	2.67	2.71	V
		PLS[2:0]=111 (rising edge)	2.84	2.88	2.92	V
		PLS[2:0]=111 (falling edge)	2.74	2.78	2.81	V
V <sub>PVDhyst</sub> <sup>(2)</sup>	PVD hysteresis			107.08		mV
.,	Power on/power	Falling edge	1.86 <sup>(1)</sup>	1.88	1.90	V
Vpor/pdr	down reset threhold	Rising edge	1.91	1.94	1.96	V
V <sub>PDRhyst</sub> (2)	PVD hysteresis		38.19	55.33	72.47	mV
T <sub>RSTTEMPO</sub>	Reset Duration			1.47		ms

<sup>(1)</sup> The product feature is guaranteed by design down to the minimum  $V_{\text{POR/PDR}}$  value.

<sup>(2)</sup> It is guaranteed by design, and is not tested in production.

<sup>(3)</sup> It is derived from a comprehensive evaluation and is not tested in production.



# 8.3.2 Embedded Reference Voltage Characteristics Test

Table 14 Embedded Reference Voltage

Symbol	Parameters	Conditions	Minimum Value	Typical Value	Maximu m Value	Unit
V <sub>REFINT</sub> <sup>(1)</sup>	Internal reference voltage	-40°C < T <sub>A</sub> < +105°C	1.17	1.21	1.27	V
		V <sub>DD</sub> = 2-3.6 V				
	ADC sampling time when					
Ts_vrefint <sup>(2)</sup>	reading the internal			5.1	17.1	μs
	reference voltage					
	Internal reference voltage					
$V_{REFINT}^{(2)}$	spread over the	$V_{DD}$ =3V±10mV	-	-	18	mV
	temperature range					
T <sub>Coeff</sub>	Temperature coefficient	1			104	ppm/°C

<sup>1.</sup> It is derived from a comprehensive evaluation and is not tested in production.

# 8.3.3 Supply Current Characteristics

The current values in the operating modes given in this section are measured by executing Dhrystone 2.1, with the Keil V5 compilation environment and the L0 compilation optimization level.

# **Max Current Consumption**

MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load).
- All peripherals are disabled unless otherwise stated.
- The flash memory access time is adjusted to the fHCMU frequency (0 wait state from 0 ~ 24 MHz, 1 wait state from 24~ 48 MHz, 2 wait states from 48 ~72 MHz, 3 wait states from 72 ~ 96 MHz).
- Prefetch in ON (tip: this bit must be set before the clock setting and bus prescaling).
- When the peripherals are enabled: fpcmu1 = fhcmu/2, fpcmu2 = fhcmu.

<sup>2.</sup> It is guaranteed by design, and is not tested in production.



Table 15 Maximum current consumption in Run mode, data process code run from Flash

Complete Barameter				Maximum Value <sup>(1)</sup>			
Symbol	Parameter	Conditions	fнсми	T <sub>A</sub> =105°C , V <sub>DD</sub> =3.6 V	Unit		
			96 MHz	48.9			
			72MHz	34.5			
		External clock <sup>(2)</sup> ,	48MHz	27.6			
		all peripherals	36MHz	21.6			
		enabled  Supply current in	24MHz	15.2			
	16Mi				16MHz	10.7	
	Supply current in		8MHz	6.2	mA		
l <sub>DD</sub>	run mode	ın mode	96 MHz	27.0			
			72MHz	26.9			
		External clock <sup>(2)</sup> ,	48MHz	16.9			
		all peripherals	36MHz	13.3			
		disabled	24MHz	9.71			
			16MHz	7.10			
			8MHz	4.35			

<sup>1.</sup> It is derived from a comprehensive evaluation and is not tested in production.

<sup>2.</sup> External clock is 8 MHz and PLL is on when  $f_{\mbox{\scriptsize HCMU}}$  > 8 MHz.



Table 16 Maximum current consumption in Run mode, data process code run from RAM

		Parameter Conditions		Maximum Value <sup>(1)</sup>		
Symbol	Parameter	Conditions	fhcLK	TA =105°C , VDD=3.6 V	Unit	
			96 MHz	40.7		
			72MHz	32.1		
		External clock <sup>(2)</sup> ,	48MHz	20.9		
		all peripherals	36MHz	16.6		
		enabled	enabled	24MHz	11.4	
			16MHz	8.17		
	Supply current			8MHz	3.87	•
I <sub>DD</sub>	in run mode		96 MHz	26.5	mA	
			72MHz	20.5		
		External clock <sup>(2)</sup> ,	48MHz	14.5		
		all peripherals	36MHz	11.3		
		disabled	24MHz	8.22		
			16MHz	6.10		
			8MHz	3.88		

<sup>1.</sup> It is derived from a comprehensive evaluation and is not tested in production.

<sup>2.</sup>External clock is 8 MHz and PLL is on when  $f_{\text{HCMU}} > 8$  MHz.



Table 17 Maximum current consumption in Sleep mode, data process code run from Flash or RAM

		Parameters Conditions		Maximum Value <sup>(1)</sup>		
Symbol	Parameters	Conditions	fhcLK	TA =105°C , VDD=3.6 V	Unit	
			96 MHz	34.4		
			72MHz	23.7		
		External clock <sup>(2)</sup> ,	48MHz	18.6		
		all peripherals	36MHz	14.7		
		enabled Supply current	enabled	24MHz	10.5	
				16MHz	7.88	
	Supply current		8MHz	5.05		
I <sub>DD</sub>	in sleep mode		96 MHz	8.38	mA	
			72MHz	6.32		
		External clock <sup>(2)</sup> ,	48MHz	5.35		
		all peripherals	36MHz	4.64		
		disabled	24MHz	4.03		
			16MHz	3.55		
			8MHz	2.91		

<sup>1.</sup> It is derived from a comprehensive evaluation and is not tested in production.

<sup>2.</sup> External clock is 8 MHz and PLL is on when  $f_{HCMU} > 8$  MHz.



Table 18 Maximum Current Consumption in Stop Mode and Standby Mode

Symbol	Parameter	Conditions	Maximum Value <sup>(1)</sup> T <sub>A</sub> =105°C,  VDD=3.6 V	Unit
	Supply current in stop mode	Regulator in run mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF(no independent watchdog)	413.31	
Ірр		Regulator in low-power mode, low- speed and high-speed internal RC oscillators and high-speed oscillator OFF(no independent watchdog)	390.95	
	Supply current in standby mode	Low-speed internal RC oscillator and independent watchdog ON	25.44	μΑ
		Low-speed internal RC oscillator is on, independent watchdog OFF	22.73	
		Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	21.75	
IDD_VBAT	Supply current in the backup area	Low-speed oscillator and RTC ON	4	

<sup>1.</sup> It is derived from a comprehensive evaluation and is not tested in production.

# **Typical Current Consumption**

MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The flash memory access time is adjusted to the fhcmu frequency (0 wait state from 0 ~ 24 MHz, 1 wait state from 24~48 MHz, 2 wait states from 48~72 MHz, 3 wait states from 72~96 MHz).
- Prefetch in ON (tip: this bit must be set before the clock setting and bus prescaling).

When the peripherals are enabled: f<sub>PCLK1</sub>=F<sub>HCLK</sub>/2, f<sub>pCLK2</sub>=f<sub>HCLK0</sub>



Table 19 Typical current consumption in Run mode, data process code run from Flash

			Typical	Value <sup>(1)</sup>	
			T <sub>A</sub> =25°C,	V <sub>DD</sub> =3.3V	
Symbol	Parameter	f <sub>нсми</sub>	External clock <sup>(2)</sup> , all peripherals enabled	External clock <sup>(2)</sup> , all peripherals disabled	Unit
		96 MHz	45.6	25.7	
		72MHz	32.9	19.4	
		48MHz	26.2	16.0	
I <sub>DD</sub>	Supply current in run mode	36MHz	20.1	12.5	mA
		24MHz	14.5	9.30	
	16MHz	10.1	6.68		
		8MHz	5.77	4.04	

- 1. It derived from comprehensive evaluation and is not tested in production.
- 2. External clock is 8 MHz and PLL is on when  $f_{HCMU} > 8$  MHz.

Table 20 Typical current consumption in Run mode, data process code run from RAM

			Typical	Value <sup>(1)</sup>	
			T <sub>A</sub> =25°C,	V <sub>DD</sub> =3.3V	
Symbol	Parameter	<b>f</b> <sub>HCMU</sub>	External	External	Unit
			clock <sup>(2)</sup> , all peripherals	clock <sup>(2)</sup> , all peripherals	
			enabled	disabled	
		96 MHz	37.5	25.2	
		72MHz	28.6	19.5	
		48MHz	19.8	13.6	
I <sub>DD</sub>	Supply current in run mode	36MHz	15.4	10.7	mA
		24MHz	10.6	7.52	
		16MHz	7.68	5.63	
		8MHz	3.57	3.58	

- 1. It derived from comprehensive evaluation and is not tested in production.
- 2. When the external clock is 8MHz and f<sub>HCMU</sub> >8MHz, it enables PLL.



Table 21 Typical current consumption in sleep mode, code run from Flash or RAM

			Typical	Value <sup>(1)</sup>	
			T <sub>A</sub> =25°C,	V <sub>DD</sub> =3.3V	
Symbol	Parameter	f <sub>HCMU</sub>	External	External	Unit
			clock <sup>(2)</sup> , all	clock <sup>(2)</sup> , all	
			peripherals	peripherals	
			enabled	disabled	
		96 MHz	31.2	7.08	
		72MHz	21.5	5.24	
		48MHz	16.6	4.31	
I <sub>DD</sub>	Supply current in sleep mode	36MHz	12.6	3.64	mA
	iii didap iiidad	24MHz	8.95	2.99	
		16MHz	6.57	2.53	
		8MHz	4.01	1.97	

- 1. It derived from comprehensive evaluation and is not tested in production.
- 2. External clock is 8 MHz and PLL is on when  $f_{HCMU} > 8$  MHz.

Table 22 Typical current Consumption in Stop Mode and Standby Mode

Symb		0 111	Typical Valu	ıe(TA =25°C)	
ol	Parameters	Conditions	VDD= 2.4V	VDD= 3.3V	Unit
	Supply current	Regulator in run mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF(no independent watchdog)	28.9	28.3	
IDD	in stop mode	Regulator in low-power mode, low- speed and high-speed internal RC oscillators and high-speed oscillator OFF(no independent watchdog)	16.8	18.5	
		Low-speed internal RC oscillator and independent watchdog ON	2.69	4.01	μΑ
	Supply current in standby	Low-speed internal RC oscillator is on, independent watchdog OFF	2.69	3.83	
	mode	Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	2.23	3.13	
I <sub>DD_VBAT</sub>	Supply current in the backup area	Low-speed oscillator and RTC ON		1.5	



#### 8.3.4 External Clock Source Characteristics

# Crystal/ceramic resonators generate high speed external clocks

High Speed External (HSECLK) clocks can be supplied with a 4 to 16MHz crystal/ceramic resonator oscillator. All information presented in this section is based on the results of a comprehensive feature evaluation of typical external components in Table 23. In applications, the resonator and load capacitors must be as close to the oscillator pin as possible to reduce output distortion and stabilization time at startup.

For detailed crystal resonator parameters (frequency, package, precision, etc.), please consult the appropriate manufacturer.

Symbol	Parameters	Conditions	Minimum Value	Typical Value	Maximum Value	Unit
f <sub>OSC_IN</sub>	Oscillator Frequency:	-	4	8	16	MHz
$R_{F}$	Feedback Resistance	-	-	300	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (RS) <sup>(3)</sup>	$R_S = 30k\Omega$	-	30	-	pF
i <sub>2</sub>	HSECLK driving current	$V_{DD}$ =3.3 $V$ , $V_{IN}$ = $V_{SS}$ 30pF load	-	-	1.1	mA
t <sub>SU(HSECLK)</sub> (4)	Startup time	V <sub>DD</sub> is stabllized	0.60	0.96	1.33	ms

Table 23 HSECLK 4~16 MHz Oscillator Characteristics (1)(2)

#### Crystal/ceramic resonators generate low speed external clocks

The low-speed external(LSECLK) clock can be supplied with a 32.768 KHz crystal\ceramic resonator oscillator. All information given in this section are based on characterization results obtained with typical external components specified in *Table 24*. In the application, the resonator and the load capacitors have to be placed as closed as possible to the oscillator pins in order to minimize output distortion and startup stabilization time.

<sup>1.</sup> Resonator characteristics given by the crystal/ceramic resonator manufacturer.

<sup>2.</sup> It is derived from a comprehensive evaluation and is not tested in production.

<sup>3.</sup> The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.

<sup>4.</sup> t<sub>SU(HSECLK)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



For detailed parameters (frequency, package, accuracy, etc.) of the crystal resonator, please consult the corresponding manufacturer.

Table 24 LSECLK oscillator characteristics (f<sub>LSECLK</sub> = 32.768 kHz)

	(=====: /					
Symbol	Parameters	Conditions	Minimum Value	Typical Value	Maximum Value	Unit
f <sub>OSF_IN</sub>	Oscillator Frequency:	-	-	32.768	-	KHz
RF	Feedback Resistance	-	-	7	-	ΜΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (RS) <sup>(3</sup>	Rs = 30kΩ			15	pF
i <sub>2</sub>	LSECLK driving current	V <sub>DD</sub> =3.3V, V <sub>IN</sub> =V <sub>SS</sub>			1.4	μA
<b>.</b> (4)		T <sub>A</sub> =105°C or 25°C, V <sub>DD</sub> = 2-3.6V	0.62	1.32	2.02	
t <sub>SU(LSECLK)</sub> (4)	Startup time	T <sub>A</sub> =25°C, V <sub>DD</sub> =3.3V	0.47	1.17	1.86	S
		T <sub>A</sub> =-40°C, V <sub>DD</sub> =3.3V	0.32	4.32	8.32	

- (1) It is derived from a comprehensive evaluation and is not tested in production.
- (2) Refer to the note and caution paragraphs below the table.
- (3) t<sub>SU(LSECLK)</sub> is the starting time, which is measured from the software enabled LSECLK until a stable oscillation of 32.768kHz is obtained. This value is measured using a standard crystal resonator and may vary widely from crystal manufacturer to crystal manufacturer.

**Note:** For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Table 23).

 $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . Load capacitance CL has the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C$ stray where Cstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

**Caution:** To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15 pF) it is strongly recommended to use a resonator with a load capacitance  $CL \le 7$  pF. Never use a resonator with a load capacitance of 12.5 pF.

# 8.3.5 Internal Clock Source Characteristics

# High Speed Internal (HSICLK) RC Oscillator Test

Table 25 HSICLK Oscillator Features<sup>(1)</sup>

Symbol	Parameters	Conditions		Minimum Value	Typical Value	Maximu m Value	Unit
fHSICLK	Frequency		-	-	8	-	MHz
ACC <sub>HSI</sub>	HSICLK oscillator	Factory	T <sub>A</sub> =-25°C V <sub>DD</sub> = 3.3V	-1	-	+1	%
CLK	accuracy	calibrated	T <sub>A</sub> =-40~105°C	-2.76	-	2.3	%



			V <sub>DD</sub> = 3.3V				
			$T_A$ =-40~105°C $V_{DD}$ = 2-3.6V	-2.76	-	2.45	%
tsu(HSICLK)	HSICLK oscillator startup time	V <sub>DD</sub> = 3.3\	V T <sub>A</sub> =-40~105°C	1.68	-	1.78	μs

<sup>1.</sup> It is derived from a comprehensive evaluation and is not tested in production.

# Low Speed Internal (LSICLK) Oscillator Test

Table 26 LSICLK Oscillator Characteristics (1)

Symbol	Parameters	Minimum Value	Typical Value	Maximum Value	Unit
f <sub>LSICLK</sub>	Frequency ( $V_{DD} = 2-3.6V$ , $T_A = -40\sim105^{\circ}C$ )	30	41.50	60	KHz
tsu(LSICLK)	LSICLK oscillator startup time (V <sub>DD</sub> = 3.3V, T <sub>A</sub> = -40~105°C)	-	-	43.33	μs

<sup>1.</sup> It is derived from a comprehensive evaluation and is not tested in production.

# Wake Up Time from Low-power Mode

The time values in the table are measured during the wake phase by an 8MHz HSICLK oscillator as the wake clock source. The clock source used when waking up is determined by the current operating mode:

- Stop or standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock set before entering Sleep mode

Table 27 Wake Up time in Low-power Mode

	· · · · · · · · · · · · · · · · · · ·		
Symbol	Parameter		Unit
t <sub>WUSLEEP</sub> (1)	Wake up from Sleep mode	1.78	μs
, (1)	Wake up from Stop mode (regulator in run mode)	2.55	
t <sub>WUSTOP</sub> <sup>(1)</sup>	Wakeup from Stop mode (regulator in low-power mode)	4.28	μs
twustdby <sup>(1)</sup>	Wakeup from Standby mode	26.55	μs

<sup>1.</sup> The wakeup times are measured from the wakeup event to the point in which the user application code reads the first instruction.

# 8.3.6 PLL Characteristics



Table 28 PLL Characteristics

Symbol	Parameters	Minimu m Value	Typical Value	Maximu m Value	Unit
,	PLL Input clock <sup>(2)</sup>	1	8	25	MHz
fpll_in	PLLInput Clock Duty Cycle	40	ı	60	%
f <sub>PLL_OUT</sub>	PLL multiplier output clock $(V_{DD} = 3.3V, T_A = -40 \sim 105^{\circ}C)$	2	ı	96	MHz
tLOCK	PLL lock time			112.21	μs

- 1. It is derived from a comprehensive evaluation and is not tested in production.
- 2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f<sub>PLL\_OUT</sub>.

# 8.3.7 Memory Characteristics

### **FLASH Memory**

Table 29 FLASH Memory Characteristics (1)

Symbol	Parameters	Conditions	Minimum Value	Typical Value	Maximum Value	Unit
t <sub>prog</sub>	16-bit programming time	$T_A = -40 \sim 105$ °C $V_{DD} = 2.4 \sim 3.6$ V	33.7	37.1	40.5	μs
terase	Page (1K bytes) erase time	$T_A = -40 \sim 105$ °C $V_{DD} = 2.4 \sim 3.6$ V	3.50	3.11	3.50	ms
tME	Mass erase time	T <sub>A</sub> = 25°C V <sub>DD</sub> =3.3V	25.4	26.5	27.7	ms
V <sub>prog</sub>	Programming voltage	T <sub>A</sub> = -40~105°C	2.0	3.3	3.6	V

<sup>1.</sup> It is derived from a comprehensive evaluation and is not tested in production.

# 8.3.8 EMC Characteristics

Susceptibility tests are performed on a sample basis during device characterization.

# Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.



 FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

Device reset allows normal operation to resume.

The test results are shown in Table 30.

Table 30 EMS Characteristics

Symbol	Parameters	Conditions	Level
	Voltage limits to be applied on any I/O pin	V <sub>DD</sub> = 3.3 V, LQFP144,	
$V_{FESD}$	to induce a functional disturbance.	$T_A$ = +25 °C, $f_{HCLK}$ = 72 MHz,	2A
	to induce a functional disturbance.	conforms to IEC 61000-4-2	
	Fast transient voltage burst limits to be	V <sub>DD</sub> = 3.3 V, LQFP144,	
$V_{EFTB}$	applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub>	T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 72 MHz,	3A
	pins to induce a functional disturbance.	conforms to IEC 61000-4-4	

#### Designing hardened software to avoid noise problems

EMC characterization and optimization at component level were performed using typical application environments and simplified MCU software. It is important to note that good EMC performance is highly dependent on user applications, especially software.

Therefore, it is recommended that users implement EMC optimization for their software and conduct EMC-related certification testing.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with SAE J1752/3 standard which specifies the test board and the pin loading.



Table 31 EMI Characteristics

Symbol	Parameters	Conditions	Detection frequency band		m value K/f <sub>HCLK</sub> ) 8/72 MHz	Unit
		$V_{DD} = 3.3V, T_A =$	30~130 MHz	PASS	PASS	
SEMI	Peak	25 °C, LQFP144  package compliant  with SAE J1752/3	130 MHz ~1GHz	PASS	PASS	dΒμV

# 8.3.9 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

# Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 32 ESD Absolute maximum ratings

Symbol	Parameter	Conditions	Maximum Value	Unit
V	Electrostatic discharge voltage	T <sub>A</sub> = +25 °C,	4000	
V <sub>ESD(HBM)</sub>	(human body model)	conforming to JESD22-A114	4000	V
.,,	Electrostatic discharge voltage	T <sub>A</sub> = +25 °C,	2000	V
V <sub>ESD(CDM)</sub>	(charging device model)	conforming to JESD22-C101	2000	

# Static latch-up

Two complementary static bolt-lock tests are required on 6 samples to evaluate the bolt-lock performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 33 Static latch-up<sup>(1)</sup>

Symbol	Parameter	Conditions	Туре
111	Ctatic lately up	T <sub>A</sub> = +25 °C/105°C	1 200m A
LU	Static latch-up	conforming to EIA/JESD78E	±200mA



(1) the sample data is measured by other testing institutions, and no testing is conducted in production.

# 8.3.10I/O Port Characteristics

# Input/Output Static Characteristics

Table 34 I/O Static Characteristics (Test conditions  $V_{DD}$  = 2.7-3.6V,  $T_A$  = -40 ~ 105 ° C)

Symbol	Parameters	Conditions	Minimum Value	Typical Value	Maximum Value	Unit
VIL	Low level input voltage		-0.5	-	0.8	
.,	Standard I/O pin input high level voltage	TTL port	2		V <sub>DD</sub> +0.5	
V <sub>IH</sub>	FT I/O pin <sup>(1)</sup> , input high level voltage		2		5.5	V
VIL	Input low level voltage		-0.5		0.3V <sub>DD</sub>	
VIH	Input high level voltage	CMOS port	0.7V <sub>DD</sub>		V <sub>DD</sub> +0.5	
	Standard I/O Schmitt trigger voltage hysteresis <sup>(2)</sup> )		150			mV
$V_{hys}$	I/OFT Schmitt trigger voltage hysteresis <sup>(2)</sup>		5% V <sub>DD</sub>			mV
L	lanut lankara aumant (3)	$V_{SS} \le V_{IN} \le V_{DD}$ Standard I/O port			±1	
l <sub>lkg</sub>	Input leakage current <sup>(3)</sup>	V <sub>IN</sub> = 5V, I/O FT			1	μA
R <sub>PU</sub>	Weak pull-up equivalent resistance <sup>(4)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	32	40	49	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistance <sup>(4)</sup>	$V_{IN} = V_{DD}$	32	40	49	kΩ
C <sub>IO</sub>	I/O pin capacitance			5		pF

<sup>1.</sup> FT = 5V tolerant. In order to sustain a voltage higher than VDD+0.3 the internal pull-up/pull-down resistors must be disabled.

# **Output Driving Current Test**

The GPIO (General Purpose Input/Output Port) can sink or output up to ±8mA, and can sink up to ±20mA (VoL/VoH reduction). In user applications, the number of I/Os capable of driving current must be limited so that the current consumed cannot exceed the absolute maximum rating:

<sup>2.</sup> Hysteresis voltage between Schmitt trigger switching levels. It is derived from a comprehensive evaluation and is not tested in production.

<sup>3.</sup> Leakage could be higher than max. if negative current is injected on adjacent pins.

<sup>4.</sup> Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS.



- The sum of the currents sourced by all the I/Os on VDD plus the maximum Run consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating IVDD.
- The sum of the currents sunk by all the I/O on Vss, plus the maximum Run consumption of the MCU sunk on Vss, cannot exceed the absolute maximum rating lvss.

# **Output Voltage Test**

Table 35 Output Voltage Characteristics (test conditions VCC=2.7-3.6V,  $TA = -40\sim105^{\circ}C$ )

Symbol	Parameters	Conditions	Minimu m Value	Maxim um Value	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time		-	0.4	
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	TTL port, $I_{IO}$ = +8mA 2.7V < $V_{DD}$ < 3.6V	V <sub>DD</sub> - 0.4	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port, I <sub>IO</sub> = +8mA 2.7V < V <sub>DD</sub> < 3.6V	-	0.4	
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time		2.4	-	٧
V <sub>OL</sub> <sup>(1)(3)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> = +20mA 2.7V < V <sub>DD</sub> < 3.6V	-	1.3	
V <sub>OH</sub> <sup>(2)(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time		V <sub>DD</sub> -	-	V

- 1. The IIO current sunk by the device must always respect the absolute maximum rating specified in, and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
- 2. The IIO current sourced by the device must always respect the absolute maximum rating specified in, and the sum of IIO (I/O ports and control pins) must not exceed IVDD.
- 3. It is derived from a comprehensive evaluation and is not tested in production.

# Input and Output AC Features $(T_A = 25^{\circ}C)$

Table 36 I/O AC Characteristics

MODEx[1:0] Configuration	Symbol	Parameters	Conditions	Minimum value	Maximum value	Unit
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2 \sim 3.6 \text{V}$		2	MHz
10 (2MHz)	$t_{f(IO)out}$	Output high to low fall time	$C_L = 50 \text{ pF}, V_{DD} = 2 \sim 3.6 \text{V}$		50 <sup>(3)</sup>	ns
	t <sub>r (IO)out</sub>	Output low to high	01 = 00 p. , 100 = 2 0.01		50(3)	



		rise time			
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2~3.6V	10	MHz
01 (10MHz)	t <sub>f(IO)out</sub>	Output high to low fall time	0 50 5 7 0 0 0 0	24 <sup>(3)</sup>	
	t <sub>r</sub> (IO)out	Output low to high rise time	$C_L = 50 \text{ pF}, V_{DD} = 2 \sim 3.6 \text{V}$	23	ns
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \sim 3.6 \text{V}$	48	MHz
11 (50MHz)	t <sub>f(IO)out</sub>	Output high to low fall time	C <sub>L</sub> = 30 pF, V <sub>DD</sub> =	<b>7</b> <sup>(3)</sup>	
	t <sub>r</sub> (IO)out	Output low to high rise time	2.7~3.6V	5 <sup>(3)</sup>	ns

- 1. The I/O speed can be configured by MODEx[1:0].
- 2. The maximum frequency is defined in the figure below.
- 3. It is guaranteed by design and is not tested n production.




Figure 11 I/O AC Characteristics Definition

# 8.3.11NRST Pins Characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, RPU.

T. I. I. 07	NIDOT D	OI	/T	\/ O O\/ T	40 40500)
Table 37	NRSIPIN	Characteristics	( lest condition	VCC=3.3V. IA	= -40~105°C)

Symbol	Parameters	Conditions	Minimu m Value	Typical Value	Maxim um Value	Unit
VIL(NRST) <sup>(1)</sup>	NRST Input low level voltage	-	-0.5		0.8	
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	-	2	-	V <sub>DD</sub> +0.5	V
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage	-	270	300	340	mV



	hysteresis					
R <sub>PU</sub>	Weak pull-up equivalent resistance <sup>(2)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	30	40	53	kΩ

<sup>1.</sup> It is guaranteed by design, and is not tested in production.

# 8.3.12 Communication Interface

# I<sup>2</sup>C Interface Characteristics

Table 38 I<sup>2</sup>C Interface Characteristics (Test conditions  $V_{DD}=3.3V$ ,  $T_A=25^{\circ}C$ )

		Standa	rd I <sup>2</sup> C <sup>(1)</sup>	Fast I		
Symbol	Parameters	Minimum Value	Maximum Value	Minimum Value	Maximum Value	Unit
t <sub>w(SCLL)</sub>	SCL clock low time	4.88	-	1.77	-	
t <sub>w(SCLH)</sub>	SCL clock high time	5.10		0.717	-	μs
t <sub>su(SDA)</sub>	SDA setup time	1080		1000	-	
t <sub>h(SDA)</sub>	SDA hold time	0 (3)	451.85	0 (4)	457.77 <sup>(3)</sup>	
t <sub>r(SDA)</sub>	Rise time for SDA and SCL	-	381.625	-	389.563	ns
t <sub>f(SDA)</sub>	Fall time for SDA and SCL	-	4.33	-	3.79	
t <sub>h(STA)</sub>	Start condition hold time	4.94	-	0.822	-	
t <sub>su(STA)</sub>	Repeated start condition setup time	4.99		0.8124	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	4.92	-	0.81	-	μs
tw(STO:STA)	Stop to Start condition time (bus free)	5.36	-	2.06	-	μs

- (1) It is guaranteed by design, and is not tested in production.
- (2) For the bit to reach the maximum frequency of the standard mode I<sup>2</sup>C, f<sub>PCMU1</sub> must be greater than 2MHz. To achieve the maximum frequency of fast mode I<sup>2</sup>C, f<sub>PCMU1</sub> must be greater than 4MHz.
- (3) If you do not want to stretch the low time of the SCL signal, the maximum hold time of the start condition must be met.
- (4) The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region on the falling edge of SCL.

<sup>2.</sup> The pull-up resistor is implemented by a pure resistor in series with a switchable PMOS/NMOS transistor. The PMOS/NMOS switch has a small resistance.



VDD 4.7KΩ **3** 4.7ΚΩ € 100Ω ₩₩-SDA I²C总线 100Ω APM32F103XX ₩₩ SCL Start repeated Start Start SDA  $t_{r(\text{SDA})}$ t<sub>su(SDA)</sub>  $t_{\text{su}(\text{STO};\text{STA})}$ Stop SCL

Figure 12 IC Bus AC Waveform and Measurement Circuit (1)

1. Measured points are done at CMOS levels: 0.3  $V_{DD}$  and 0.7  $V_{DD.}$ 

# **SPI Interface Characteristics**

Table 39 SPI Characteristics (VDD = 3.3V, TA = 25°C)

Symbol	Parameters	Conditions	Minimu m Value	Maximum Value	Unit
fsck		Master mode	-	18	
1/t <sub>c(SCK)</sub>	SPI Clock Frequency	Slave Mode	-	18	MHz
t <sub>r(SCK)</sub>	SPI clock rise and fall times	Load capacitance: C=30pF	-	3.7	ns
t <sub>su(NSS)</sub> (2)	NSS setup time	Slave mode	109.7	-	ns
t <sub>h(NSS)</sub> (2)	NSS hold time	Slave mode	85.3	-	ns
tw(SCKH) <sup>(2)</sup> tw(SCKL) <sup>(2)</sup>	SCK high and low time	Master mode f <sub>PCMU</sub> = 36MHz, presc=4	53.9	57.2	ns
t <sub>su(MI)</sub> <sup>(2)</sup>	<b>5</b>	Master mode	9.1	-	
t <sub>su(SI)</sub> <sup>(2)</sup>	Data input setup time	Slave mode	19.0	-	ns
t <sub>h(MI)</sub> <sup>(2)</sup>		Master Mode	30.0	-	
t <sub>h(SI)</sub> <sup>(2)</sup>	Data input hold time	Slave Mode	21.6	-	ns
ta(SO)(2)(3)	Data output access time	Slave mode, f <sub>PCLK</sub> = 20MHz	6.6	10.1	ns
t <sub>dis(SO)</sub> (2)(4	Data output disable time	Slave mode	6.6	-	ns



Symbol	Parameters	Conditions	Minimu m Value	Maximum Value	Unit
t <sub>v(SO)</sub> <sup>(2)(1)</sup>	Data output valid time	Slave mode (after enable edge)		15.4	ns
t <sub>v(MO)</sub> <sup>(2)(1)</sup>	Data output valid time	Master mode (after enable edge)		15.4	ns
t <sub>h(SO)</sub> (2)	5	Slave mode (after enable edge)	7.17	-	
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output hold time	Master mode (after enable edge)	7.03	-	ns

- 1. The remapped SPI1 characteristics needs further determination.
- 2. It is derived from calculation and is not tested in production.
- 3. The minimum value represents the minimum time to drive the output, and the maximum value represents the maximum time to validate the data.
- 4. The minimum value represents the minimum time to invalidate the output, and the maximum value represents the maximum time to place the data in Hi-Z.

**NSS** input t<sub>c(SCK)</sub> t<sub>h(NSS)</sub> t<sub>SU(NSS)</sub> CPHA=0 CPOL=0  $\mathbf{t}_{\text{h(SCKH)}}$ CPHA=0 CPOL=1 tw(SCKL) **SCK** input t<sub>r(SCK)</sub> t<sub>dls(SO)</sub>  $t_{\text{V(SO)}}$  $t_{h(SO)}$ MISO t<sub>a(SO)</sub> output MSB OUT LSB OUT BIT 6~1 OUT t<sub>SU(SI)→</sub> LSB IN MSB IN BIT 6~1 IN **MOSI** input -t<sub>h(SI)</sub>

Figure 13 SPI Timing Diagram - Slave Mode and CPHA=0



**NSS** input t<sub>c(SCK)</sub> t<sub>SU(NSS)</sub> t<sub>h(NSS)</sub> CPHA=1 CPOL=0 t<sub>w(sckH)</sub> CPHA=1 CPOL=1 tw(SCKL) SCK input t<sub>r(SCK)</sub>  $t_{f(SCK)}$  $t_{V(SO)}$ t<sub>h(SO)</sub> t<sub>dls(SO)</sub> MISO t<sub>a(SO)</sub> output MSB OUT BIT6~1 OUT **LSB OUT** t<sub>h(SI)</sub> -t<sub>su(si)</sub>-LSB IN MSB IN BIT 6~1 IN **MOS Intput** 

Figure 14 SPI Timing Diagram - Slave Mode and CPHA=1(1)

1. The measured points are done at CMOS levels: 0.3  $V_{DD}$  and 0.7  $V_{DD.}$ 




Figure 15 SPI Timing Diagram - Master Mode<sup>(1)</sup>

1. The measured points are done at CMOS levels: 0.3  $\mbox{V}_{\mbox{\scriptsize DD}}$  and 0.7  $\mbox{V}_{\mbox{\scriptsize DD}}.$ 



#### **USBD** Interface Characteristics

Figure 16 USBD Timings: Definition of Data Signal Rise and Fall Times




Table 40 USBD Full Speed Electrical Characteristics(V<sub>DD</sub> = 3.0~3.6V, T<sub>A</sub> = 25°C)

Symbol	Parameter	Conditions	Minimum Value <sup>(1)</sup>	Maximum Value <sup>(1)</sup>	Unit		
Input levels							
V <sub>DD</sub>	USBD operating voltage (2)	-	3.0 (3)	3.6	V		
V <sub>DI</sub> <sup>(4)</sup>	Differential input sensitivity	I (USBDP, USBDM)	0.2	-			
V <sub>CM</sub> <sup>(4)</sup>	Differential common mode range	Include V <sub>D⊦</sub> range	0.8	2.5	V		
Vse (4)	Single ended receiver threshold	-	1.3	2.0			
	Output levels						
Vol	Static output level low	R <sub>L</sub> of 1.5kΩto 3.6V <sup>(5)</sup>	-	0.3	V		
Vон	Static output level	R <sub>L</sub> of 1.5kΩto V <sub>SS</sub> $^{(5)}$	2.8	3.6	V		

- 1. All the voltages are measured from the local ground potential.
- 2. In order to be compatible with USB2.0 full-speed electrical specification, USBDP (D +) pin must be pulled up with a 1.5 k  $\Omega$  resistor connected to the voltage from 3.0 V to 3.6 V.
- 3. The function of APM32F103xDxE is ensured down to 2.7 V but not the electrical characteristics which are degraded in the 2.7-to-3.0 V voltage range.
- 4. Guaranteed by comprehensive evaluation and is not tested in production.
- 5. RL is the load connected on the USBD drivers.

# 8.3.13 12-bit ADC Characteristics

Table 41 ADC Characteristics (V<sub>DD</sub> =2.4-3.6V, T<sub>A</sub> =-40~105°C)

Symbol Parameters	Conditions Minimum	Typical Maximum	Unit
-------------------	--------------------	-----------------	------



			Value	Value	Value	
V <sub>DDA</sub>	Power supply	-	2.4	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage	-	2.4	-	V <sub>DDA</sub>	V
I <sub>VREF</sub>	Current on V <sub>REF+</sub> input pin	-	-	260	484	μA
f <sub>ADC</sub>	ADC clock frequency	-	0.6	-	14	MHz
f <sub>S</sub> <sup>(2)</sup>	Sampling rate	-	0.05	-	1	MHz
V <sub>AIN</sub> <sup>(3)</sup>	Conversion voltage range	-	0	-	V <sub>REF+</sub>	V
R <sub>ADC</sub> <sup>(2)</sup>	Sampling resistor	-	-	1	-	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Sample and hold capacitor	-	-	2	-	Pf
,	0 111 111 11	f <sub>ADC</sub> = 14MHz		5.9		μs
t <sub>CAL</sub>	Calibration time	-		83		1/f <sub>ADC</sub>
(0)		f <sub>ADC</sub> = 14MHz	0.107	-	17.1	μs
ts <sup>(2)</sup>	ts <sup>(2)</sup> Sampling time		1.5	-	239.5	1/f <sub>ADC</sub>
	Total conversion time	f <sub>ADC</sub> = 14MHz	1	-	18	μs
t <sub>CONV</sub> <sup>(2)</sup>	(including sampling time)	-	-	for samplin	_	1/f <sub>ADC</sub>

# Equation 1: RAIN max formula

 $RAIN < Ts/f_{ADC}xC_{ADC}xIn(2^{N+2}) - R_{ADC}$ 

 $f_{ADC} \! = \! 14 MHz, C_{ADC} \! = \! 2PF, R_{ADC} \! = \! k\Omega. \ For \ 0.25 LSB \ sampling \ error \ accuracy \ requirements, \ the \ relationship \ between \ T_S \ and \ R_{AIN} \ is \ shown \ in \ the \ following \ table:$ 

Table 42 Maximum  $R_{AIN}$  at  $f_{ADC}$ =14MHz (1)

7 7.20			
T <sub>S</sub> (cycle)	t <sub>S</sub> (μ <b>s</b> )	Maximum R <sub>AIN</sub> (kΩ)	
1.5	0.11	4.5	
7.5	0.54	26.6	
13.5	0.96	48.7	
28.5	2.04	103.9	
41.5	2.96	151.7	
55.5	3.96	203.2	

Table 43 ADC Accuracy

Symbol	Parameter	Conditions	Typical	Maximu	Unit
Gyilliboi	i arameter	Conditions	value	m value <sup>(3)</sup>	Oiiit



ET	Total error		±2.5	±5.5	
Eo	Offset error	f <sub>PCLK2</sub> = 56MHz,	±2.1	±3.5	
EG	Gain error	$f_{ADC} = 14MHz, R_{AIN} < 10k\Omega$	±2.0	±4	
	Differential	V <sub>DDA</sub> = 2.4~3.6V,T <sub>A</sub> =-40~105°C			LSB
ED	linearity error	Measurement made after ADC	±1.5	±2.5	
	Integral	calibration			
EL	linearity error		±1.8	±3	

- (1) ADC DC accuracy values are measured after internal calibration.
- (2) ADC Accuracy vs. Negative Injection Current: Injecting negative current on any standard analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
- (3) Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 5.3.12 does not affect the ADC accuracy.
- (4) Guaranteed by comprehensive evaluation and is not tested in production.

# 8.3.14DAC electrical specifications


Table 44 DAC Characteristics

Symbol	Parameter	Conditions	Minimum Value	Typical Value	Maximum Value	Unit
$V_{DDA}$	Analog supply voltage	-	2.4	-	3.6	V
V <sub>REF+</sub>	Reference supply voltage	V <sub>REF</sub> +must always be below VDDA	2.4	-	3.6	V
V <sub>SSA</sub>	Ground	-	0	-	0	V
R <sub>LOAD</sub>	Resistive load with buffer ON	-	5	-		kΩ
C <sub>LOAD</sub>	Capacitive load	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).	-	-	50	pF
DAC_OUT min	Lower DAC_OUT voltage with buffer	It gives the maximum output excursion of the DAC.	0.186	0.194	0.203	V
DAC_OUT max	Higher output voltage with buffer	It corresponds to 12-bit input code (0x0E0) to (0xF1C) at VREF+ = 3.6 V and (0x155) and (0xEAB) at VREF+= 2.4 V	-	-	V <sub>REF+</sub> -0.2	٧
DAC_OUT min	Lower DAC_OUT voltage with buffer	It gives the maximum output	0.308	-	272.36	mV
DAC_OUT max	Higher DAC_OUT voltage with buffer	excursion of the DAC.	2.381	-	2.398	mV



Symbol	Parameter	Conditions	Minimum Value	Typical Value	Maximum Value	Unit
DNL	Differential non linearity Difference between two consecutive code-1LSB)	DAC in 12-bit configuration	-2.38	-	1.72	LSB
I <sub>NL</sub>	Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	DAC in 12-bit configuration	-6.58	-	6.38	LSB
Offset	Offset error (difference between measured value at Code (0x800) and the ideal value = VREF+/2)	Given for the DAC in 12-bit at  VREF+ = 3.6	-6.60	-	9.13	LSB
Gain error	Gain error	DAC in 12-bit configuration	-0.58	-	0.23	%

Figure 17 12-bit buffered/non-buffered DAC




The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.




#### **Packaging Information** 9

#### **LQFP144 Package Diagram** 9.1

Figure 18 LQFP144 Package Diagram





- 1. Drawing is not to scale.
- 2. All pins should be soldered to the PCB.




Table 45 LQFP144 Package Data

	DIMENSION LIST ( FOOTPRINT: 2.00)					
S/N	SYM	DIMENSIONS	REMARKS			
1	А	MAX. 1.600	OVERALL HEIGHT			
2	A2	1.400±0.050	PKG THICKNESS			
3	D	22.000±0.200	LEAD TIP TO TIP			
4	D1	20.000±0.100	PKG LENGTH			
5	Е	22.000±0.200	LEAD TIP TO TIP			
6	E1	20.000±0.100	PKG WDTH			
7	L	0.600±0.150	FOOT LENGTH			
8	L1	1.000 REF	LEAD LENGTH			
9	е	0.500 BASE	LEAD PITCH			
10	H(REF)	(17.50)	CUM LEAD PITCH			
11	b	0.22±0.050	LEAD WIDTH			

<sup>1.</sup>dimensions in millimeters.


Figure 19 LQFP144-144 pins, 20 x 20mm recommended welding Layout



1.dimensions in millimeters.




Figure 20 LQFP144-144 pin, 20 x20 mm package identification diagram






# 9.2 LQFP100 Package Diagram

Figure 21 LQFP100 Package Diagram





- 1. Drawing is not to scale.
- 2. All pins should be soldered to the PCB.




Table 46 LQFP100 Package Data

	DIMENSION LIST(FOOTPRINT: 2.00)						
S/N	SYM	DIMENDIONS	REMARKS				
1	А	MAX. 1.600	OVERALL HEIGHT				
2	A2	1.400±0.050	PKG THICKNESS				
3	D	16.000±0.200	LEAD TIP TO TIP				
4	D1	14.000±0.100	PKG LENGTH				
5	E	16.000±0.200	LEAD TIP TO TIP				
6	E1	14.000±0.100	PKG WDTH				
7	L	0.600±0.150	FOOT LENGTH				
8	L1	1.000 REF	LEAD LENGTH				
9	е	0.500 BASE	LEAD PITCH				
10	H(REF)	(12.00)	CUM LEAD PITCH				
11	b	0.22±0.050	LEAD WIDTH				

<sup>1.</sup>Dimensions in millimeters.


Figure 22 LQFP100 - 100 pin, 14 x 14mm recommended welding Layout



1.Dimensions in millimeters.





Figure 23 LQFP100 - 100 pin, 14 x 14mm package identification diagram



# 9.3 LQFP64 Package Diagram

Figure 24 LQFP64 Package Diagram







- 1. Drawing is not to scale.
- 2. All pins should be soldered to the PCB.


Table 47 LQFP64 Package Data

	DIMENSION LIST(FOOTPRINT: 2.00)						
S/N	S/N SYM DIMENDIONS		REMARKS				
1	А	MAX. 1.600	OVERALL HEIGHT				
2	A2	1.400±0.050	PKG THICKNESS				
3	D	12.000±0.200	LEAD TIP TO TIP				
4	D1	10.000±0.100	PKG LENGTH				
5	Е	12.000±0.200	LEAD TIP TO TIP				
6	E1	10.000±0.100	PKG WDTH				
7	L	0.600±0.150	FOOT LENGTH				
8	L1	1.000 REF	LEAD LENGTH				
9	е	0.500 BASE	LEAD PITCH				
10	H(REF)	(7.500)	CUM LEAD PITCH				
11	b	0.22±0.050	LEAD WIDTH				

<sup>1.</sup> Dimensions in millimeters.




Figure 25 LQFP64 - 64 pin, 10 x 10mm recommended welding Layout



1. Dimensions in millimeters.

Figure 26 LQFP64 - 64 pin, 10 x 10mm identification diagram





## 10 Ordering Information




Table 48 Ordering Information Table

in the second se									
Order No.	FLASH(KB)	RAM(KB)	Package	SPQ	Temperature range				
ADM22F402DDT6 D	204	64	LOED64	1000	Industrial level -40°C				
APM32F103RDT6-R	384	64	LQFP64	1000	~85°C				
					Industrial level -40°C				
APM32F103RDT6	384	64	LQFP64	1600	~85°C				
APM32F103RET6-R	512	128	LQFP64	1000	Industrial level -40°C				




Order No.	FLASH(KB)	RAM(KB) Package SPQ		Temperature range	
					~85°C
APM32F103RET6	512	128	LQFP64	1600	Industrial level -40°C ∼85°C
APM32F103VDT6	384	64	LQFP100	900	Industrial level -40°C ~85°C
APM32F103VET6	512	128	LQFP100	900	Industrial level -40°C ∼85°C
APM32F103ZDT6	384	64	LQFP144	600	Industrial level -40°C ~85°C
APM32F103ZET6	512	128	LQFP144	600	Industrial level -40°C ~85°C

<sup>1.</sup> SPQ= Minimum Packaging Quantity




## 11 Package Information

Figure 27 Specification drawing of ribbon packaging



### Quadrant Assignments for PIN1 Orientation in Tape







Table 49 Strip Packaging Parameter Specification

De	evice	Package	Pins	SPQ	Reel	A0	В0	K0	w	Pin1
				-						




	Туре			Diameter	(mm)	(mm)	(mm)	(mm)	Quadrant
				(mm)					
APM32F103RET6	LQFP	64	1000	330	12.35	12.35	2.2	24	Q1
APM32F103RDT6	LQFP	64	1000	330	12.35	12.35	2.2	24	Q1


Figure 28 Schematic diagram of pallet packing



### Tray Dimensions







All photos are for reference only, appearance is subject to the product.

Table 50 Pallet packing parameters specification sheet

Device	Package Type	Pins	SPQ	X- Dimension (mm)	Y- Dimension (mm)	X-Pitch (mm)	Y-Pitch (mm)	Tray Length (mm)	Tray Width (mm)
APM32F103ZET6	LQFP	144	600	22.06	22.06	25.4	25.2	322.6	135.9
APM32F103ZDT6	LQFP	144	600	22.06	22.06	25.4	25.2	322.6	135.9
APM32E103VET6	LQFP	100	900	16.6	16.6	20.3	21	322.6	135.9
APM32F103VET7	LQFP	100	900	16.6	16.6	20.3	21	322.6	135.9
APM32E103VDT6	LQFP	100	900	16.6	16.6	20.3	21	322.6	135.9
APM32F103RET6	LQFP	64	1600	12.3	12.3	15.2	15.7	322.6	135.9
APM32F103RDT6	LQFP	64	1600	12.3	12.3	15.2	15.7	322.6	135.9



# 12 Commonly Used Function Module Denomination

Table 51 Commonly Used Function Module Denomination

Commonly Used Function Module Denominat	
Module function	Abbreviation
Reset management unit	RMU
Clock management unit	CMU
Reset and Clock management unit	RCM
External Interrupt	EINT
General Purpose IO	GPIO
Alternate Function IO	AFIO
Wakeup controller	WUPT
Buzzer	BUZZER
Independent watchdog timer	IWDT
Window watchdog timer	WWDT
Timer	TMR
CRC Controller	CRC
Power management unit	PMU
The banked register	BAKPR
DMA Controller	DMA
analog-digital converter	ADC
digital-analog converter	DAC
Real-time clock	RTC
External storage controller	EMMC
SDIO Interface	SDIO
USBD Device Controller	USBD
Controller Local Area Network	CAN
USBD OTG	OTG
Ethernet	ETH
I2CcInterface	I2C
Serial Peripheral Interface	SPI
Universal Asynchronous Receiver / Transmitter	UART
Universal Asynchronous/Synchronous Receiver / Transmitter	USART
Flash memory interface control unit	FMC



# 13 Version History

Table 52 Document Version History

Date	Version	Change History
2020.02.xx	1.0.0	Initial release
2020.03.05	1.0.1	Note that only 144pin supports SDRAM
2020.03.27	1.1.0	Correct PF11 pin, PF12 pin
2020.5.28	1.2.0	Correct clerical errors in pin and EMC test reference standards
2020.6.22	1.3.0	Whole product characteristics, system block diagram, clock tree, storage map, power supply scheme
2020.7.6	1.3.1	Modify the cover format, modify the SPI feature comment (1)
2020.9.10	1.4	<ul> <li>(1) Modify the electrical characteristic data</li> <li>(2) Modify "order code" in "order information list", add "minimum package number", "Flash capacity description", and modify the naming rules of "order information"</li> <li>(3) Modify the function description information in GPIO and add DMC related IO description</li> <li>(4) Adjust the chapter structure</li> <li>(5) Supplement the description of algorithms supported in the section "FPU"</li> <li>(1) Delete the content of APM32F103XC as required</li> <li>(2) Modify APM32F103xCxDxE-APM32F103xDxE,HXT-HSECLK,LXT-LSECLK,LUDG LSECLK,LUDG LSE</li></ul>
2021.4.23	1.5	LSECLK,HIRC-HSICLK,LIRC-LSICLK,USB-USBD  (1) Add APM32F103VET7 model to the packaging information (2) Modify the packaging logo, front cover, back cover and header
2021.8.25	1.6	<ul> <li>(1) Modify the table 32 VESD (CDM) as the electrostatic discharge voltage</li> <li>(charging equipment model)</li> <li>(2) Modify the product features in the profile number 1 (originally to 2)</li> <li>(3) Add USBD2 and profile for the common pin, cannot be used at the same time.</li> <li>(4) Modify the NVIC may block channel number is 65</li> <li>(5) Modifying the clock tree</li> </ul>
2022.6.30	1.7	(1) Modify Arm trademark



		(2) Add the statement
2022 0 22	2022.8.22 1.8	(1) Delete all temperature sensor contents
2022.8.22		(2) Delete the description of RGSQT in FPU module.

www.geehy.com



### **Statement**

This document is formulated and published by Geehy Semiconductor Co., Ltd. (hereinafter referred to as "Geehy"). The contents in this document are protected by laws and regulations of trademark, copyright and software copyright. Geehy reserves the right to make corrections and modifications to this document at any time. Please read this document carefully before using Geehy products. Once you use the Geehy product, it means that you (hereinafter referred to as the "users") have known and accepted all the contents of this document. Users shall use the Geehy product in accordance with relevant laws and regulations and the requirements of this document.

#### 1. Ownership

This document can only be used in connection with the corresponding chip products or software products provided by Geehy. Without the prior permission of Geehy, no unit or individual may copy, transcribe, modify, edit or disseminate all or part of the contents of this document for any reason or in any form.

The "极海" or "Geehy" words or graphics with "®" or "TM" in this document are trademarks of Geehy. Other product or service names displayed on Geehy products are the property of their respective owners.

#### 2. No Intellectual Property License

Geehy owns all rights, ownership and intellectual property rights involved in this document.

Geehy shall not be deemed to grant the license or right of any intellectual property to users explicitly or implicitly due to the sale or distribution of Geehy products or this document.

If any third party's products, services or intellectual property are involved in this document, it shall not be deemed that Geehy authorizes users to use the aforesaid third party's products, services or intellectual property, unless otherwise agreed in sales order or sales contract.

#### 3. Version Update

Users can obtain the latest document of the corresponding models when ordering Geehy products.

If the contents in this document are inconsistent with Geehy products, the agreement in thesales order or the sales contract shall prevail.

#### 4. Information Reliability

The relevant data in this document are obtained from batch test by Geehy Laboratory or cooperative third-party testing organization. However, clerical errors in correction or errors caused by differences in testing environment

www.geehy.com



may occur inevitably. Therefore, users should understand that Geehy does not bear any responsibility for such errors that may occur in this document. The relevant data in this document are only used to guide users as performance parameter reference and do not constitute Geehy's guarantee for any product performance.

Users shall select appropriate Geehy products according to their own needs, and effectively verify and test the applicability of Geehy products to confirm that Geehy products meet their own needs, corresponding standards, safety or other reliability requirements. If loses are caused to users due to the user's failure to fully verify and test Geehy products, Geehy will not bear any responsibility.

#### 5. Legality

USERS SHALL ABIDE BY ALL APPLICABLE LOCAL LAWS AND REGULATIONS WHEN USING THIS DOCUMENT AND THE MATCHING GEEHY PRODUCTS. USERS SHALL UNDERSTAND THAT THE PRODUCTS MAY BE RESTRICTED BY THE EXPORT, RE-EXPORT OR OTHER LAWS OF THE COUNTIRIES OF THE PRODUCTS SUPPLIERS, GEEHY, GEEHY DISTRIBUTORS AND USERS. USERS (ON BEHALF OR ITSELF, SUBSIDIARIES AND AFFILIATED ENTERPRISES) SHALL AGREE AND PROMISE TO ABIDE BY ALL APPLICABLE LAWS AND REGULATIONS ON THE EXPORT AND RE-EXPORT OF GEEHY PRODUCTS AND/OR TECHNOLOGIES AND DIRECT PRODUCTS.

#### 6. Disclaimer of Warranty

THIS DOCUMENT IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TO THE EXTENT PERMITTED BY APPLICABLE LAW.

GEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING FROM THE SUBSEQUENT DESIGN OR USE BY USERS.

#### 7. Limitation of Liability

IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL GEEHY OR ANY OTHER PARTY WHO PROVIDE THE DOCUMENT "AS IS", BE LIABLE FOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, DIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE DOCUMENT (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY USERS OR

www.geehy.com



### THIRD PARTIES).

8. Scope of Application

The information in this document replaces the information provided in all previous versions of the document.

© 2020-2022 Geehy Semiconductor Co., Ltd. - All Rights Reserved