

### CMT802X High-Speed Dual-Channel Digital Isolator

## 1 Features

- Safety-related certifications
  - DIN VDE V 0884-11: 2017-01
  - UL 1577 component recognition program
  - CSA certification according to IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 end equipment standards
  - CQC approval per GB4943.1-2011
  - TUV certification according to EN 60950-1, EN 62368-1 and EN 61010-1
- Robust electromagnetic compatibility
  - System-level ESD, EFT, and surge immunity
  - $\pm 8$  kV IEC 61000-4-2 contact discharge protection across isolation barrier
  - Low emissions
- Data rate: DC up to 150 Mbps
- Wide supply range: 2.5 to 5.5 V
- Operation temperature: -40°C to 125°C
- Robust isolation barrier
  - More than 40-year projected lifetime
  - Up to 5 kV<sub>RMS</sub> isolation rating
  - Up to 5.3 kV surge capability
  - $\pm 150$  kV/ $\mu$ s typical CMTI
- Default output high or low options
- Low power consumption, typical 1.8 mA per channel at 1 Mbps
- Low propagation delay: 9 ns typical (5V supplies)
- SOIC 16 package wide body and and SOIC 8 narrow body)

## 2 Applications

- Industrial automatic control
- New energy vehicles
- Solar inverters
- Motor control
- Isolated SPI
- General purpose multichannel isolation

## 3 Description

The CMT802X series devices are high-performance, dual-channel digital isolators with as high as 5 kV<sub>rms</sub> isolation voltage by means of silicon-dioxide (SiO<sub>2</sub>) insulation barrier.

The digital isolator is used to communicate between two different power supply domains while prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

The CMT802X device has 2 forward channels. The default output is high for the CMT802X1 and low for the CMT802X0 device. See the Device Functional Modes section for further details.


The isolator provides high electromagnetic immunity and low emissions at low-power consumption. Through innovative chip design and layout techniques, electromagnetic compatibility of the CMT802X device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance.

The CMT802X series device is available in both narrow-body (NB) 8-pin SOIC and wide-body (WB) 16-pin SOIC packages.

### Device Information

Part No.	Package	Body Size (mm x mm)
CMT802X	NB(N) SOIC-8	6.0 x 4.9
	WB(W) SOIC-16	10.4 x 7.5
Refer to section 14 for ordering information.		

### Simplified Schematic



## Table of Contents

<b>1 Features</b> .....	<b>1</b>
<b>2 Applications</b> .....	<b>1</b>
<b>3 Description</b> .....	<b>1</b>
<b>4 Absolute Maximum Ratings</b> .....	<b>3</b>
<b>5 Recommended Operating Conditions</b> .....	<b>3</b>
<b>6 ESD Ratings</b> .....	<b>4</b>
<b>7 Pin Description</b> .....	<b>5</b>
<b>8 Typical Application</b> .....	<b>6</b>
8.1 Typical Application Schematic.....	6
8.2 PCB Layout Guidelines.....	6
<b>9 Parameter Measurement Circuit Setup</b> .....	<b>7</b>
<b>10 Electrical Specifications</b> .....	<b>8</b>
10.1 Electrical Characteristics with 5 V Supply.....	8
10.2 Supply Current Characteristics with 5 V Supply .....	8
10.3 Supply Current Characteristics with 3.3 V Supply .....	10
10.4 Supply Current Characteristics with 2.5 V Supply .....	12
10.5 Typical Characteristics.....	14
10.6 Insulation Specifications .....	15
10.7 Safety-related Certifications.....	17
10.8 Safety Limiting Values .....	17
10.9 Thermal Information.....	18
<b>11 Function Description</b> .....	<b>19</b>
11.1 Function Overview .....	19
11.2 Functional Modes .....	19
11.3 Insulation Lifetime.....	20
<b>12 Packaging Information</b> .....	<b>20</b>
12.1 CMT802X Narrow Body SOIC-8 Packaging .....	20
12.2 CMT802X Wide Body SOIC-16 Packaging.....	21
<b>13 Top Marking</b> .....	<b>23</b>
<b>14 Ordering Information</b> .....	<b>24</b>
<b>15 Revise History</b> .....	<b>25</b>
<b>16 Contacts</b> .....	<b>26</b>

## 4 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings<sup>[1]</sup>

Parameters	Symbol	Condition	Min.	Max.	Unit
Power supply voltage <sup>[2]</sup>	VDD1, VDD2		-0.5	6.5	V
Maximum input voltage	IN <sub>x</sub>	x = A, B	-0.4	VDD+0.4	V
Maximum output voltage	OUT <sub>x</sub>	x = A, B	-0.4	VDD+0.4	V
Maximum Input / output pulse voltage	-	Pulse width should be less than 100 ns, and the duty cycle should be less than 10%	-0.8	VDD+0.8	V
Common-mode transients immunity	CMTI			±150	kV/us
Output current	I <sub>o</sub>		-15	15	mA
Maximum surge immunity	-			5.3	kV
Operating temperature	T <sub>A</sub>		-40	125	°C
Storage temperature	T <sub>STG</sub>		-40	150	°C

Notes:

[1]. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

[2]. All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

## 5 Recommended Operating Conditions

Table 2. Recommended Operating Conditions

Parameters	Symbol	Condition	Min.	Typ.	Max.	Unit
Power supply voltage	VDD1, VDD2		2.5	5	5.5	V
High level input voltage	V <sub>IH</sub>	VDDI: input side VDD	2		VDDI	V
Low level input voltage	V <sub>IL</sub>	VDDI: input side VDD	0		0.8	V
Data rate	DR		0		150	Mbps
Operating temperature	T <sub>A</sub>		-40	25	125	°C
Junction temperature	T <sub>J</sub>		-40		150	°C


## 6 ESD Ratings

Table 3. ESD Ratings

Parameter	Symbol	Condition	Max.	Unit
Electrostatic discharge	$V_{ESD}$	Human-body model (HBM)	$\pm 8000$	V
		Charged-device model (CDM)	$\pm 2000$	

Notes:

- IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.



**Caution!** ESD sensitive device. Precaution should be used when handling the device in order to prevent performance degradation or loss of functionality.

## 7 Pin Description

Both narrow-body (N) 8-pin and wide-body (W) 16-pin SOIC packages are available for the series part number CMT8020X, CMT8021X, CMT8022X. The pin lists are shown as follows.




Figure 1. CMT8020WX Pin List




Figure 2. CMT8021WX Pin List




Figure 3. CMT 8022WX Pin List




Figure 4. CMT8020NX Pin List




Figure 5. CMT8021NX Pin List




Figure 6. CMT8022NX Pin List

Table 4. CMT8020/21/22X Pin Description

PIN NAME	PIN						I/O	DESCRIPTION
	WB SOIC-16			NB SOIC-8				
	CMT8020W	CMT8021W	CMT8022W	CMT8020N	CMT8021N	CMT8022N		
GND1	1	1	1	4	4	4	-	Left side ground connection
	7	7	7					
GND2	9	9	9	5	5	5	-	Right side ground connection
	16	16	16					
INA	4	13	4	2	7	2	I	Channel A input
INB	5	5	12	3	3	6	I	Channel B input
NC	2, 6, 8, 10, 11, 15	2, 6, 8, 10, 11, 15	2, 6, 8, 10, 11, 15	-	-	-	-	Not connect or GND connect
OUTA	13	4	13	7	2	7	O	Channel A output
OUTB	12	12	5	6	6	3	O	Channel B output

VDD1	3	3	3	1	1	1	-	Left side power supply
VDD2	14	14	14	8	8	8	-	Right side power supply

## 8 Typical Application

### 8.1 Typical Application Schematic




Figure 7. Typical Application Schematic (Take the CMT8021WX as an example)

**Note:** users should be careful not to connect GND and VDD reversely.

### 8.2 PCB Layout Guidelines

The CMT802X requires a 0.1 µF bypass capacitor in both input side and output side. The capacitor should be placed as close as possible to the package pin of VDD1 and VDD2 respectively. The figures below show the recommended PCB layout. Please make sure the space under the chip keeps free from planes, traces, pads and via. To enhance the robustness of design, users may also include resistors (50 ~ 300 Ω) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately 50 Ω ± 40%. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.




Figure 8. Recommended PCB Layout

## 9 Parameter Measurement Circuit Setup




Figure 9. Switching Characteristics Test Circuit and Voltage Waveform

### Notes:

- The input pulse is supplied by a generator  $V_{IN}$  having the following characteristics:  $f_{PULSE} \leq 100$  kHz, 50% duty cycle,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns,  $Z_O = 50 \Omega$ . At the input,  $50 \Omega$  resistor is required to terminate input generator signal. It is not needed in actual application.
- Load capacitance influences the measurement results quite a lot, including instrumentation and fixture capacitance, totally no more than 15 pF loading is preferred.




Figure 10. Common-Mode Transient Immunity Test Circuit

**Notes:**

1.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

## 10 Electrical Specifications

### 10.1 Electrical Characteristics with 5 V Supply

VDD1 = VDD2 = 5V,  $T_A = -40$  to  $125 \text{ }^\circ\text{C}$ .

Table 5. Electrical Characteristics with 5 V Supply

Parameters	Symbol	Condition	Min.	Typ.	Max.	Unit
Power on reset	$V_{POR}$	POR threshold as during power-up	2.27	2.31	2.34	V
	$V_{HYS}$	POR threshold hysteresis		0.08		V
Input threshold	$V_{IT}$	Input threshold at rising edge	1.645	1.657	1.672	V
	$V_{ITHYS}$	Input threshold hysteresis	0.389	0.397	0.4	V
High level input voltage	$V_{IH}$		2			V
Low level input voltage	$V_{IL}$				0.8	V
High level output voltage	$V_{OH}$	$I_{OH} = -4\text{mA}$	VDD - 0.3			V
Low level output voltage	$V_{OL}$	$I_{OL} = 4\text{mA}$			0.3	V
Output impedance	$R_O$			50		$\Omega$
Input pull high or low current	$I_{pull}$			3.1	15	$\mu\text{A}$
Start-up time after POR	trbs			74		$\mu\text{s}$
Common mode transient	CMTI		100		150	kV/ $\mu\text{s}$

### 10.2 Supply Current Characteristics with 5 V Supply

VDD1 = VDD2 = 5V,  $T_A = -40$  to  $125 \text{ }^\circ\text{C}$ .



**Table 6. Supply Current Characteristics with 5 V Supply**

Parameter	Symbol	Typ.	Max.	Unit
<b>CMT8020</b>				
Supply Current: All Input 0V for CMT8020x0 or All Inputs are supply for CMT8020x1	I <sub>DD1</sub>	0.835		mA
	I <sub>DD2</sub>	1.321		mA
Supply Current: All inputs are supply for CMT8020X0 or All inputs 0V for CMT8020X1.	I <sub>DD1</sub>	3.087		mA
	I <sub>DD2</sub>	1.361		mA
Supply current: All input with 1Mbps square wave, C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	1.967		mA
	I <sub>DD2</sub>	1.491		mA
Supply current: All input with 10 Mbps square wave, C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	2.011		mA
	I <sub>DD2</sub>	2.799		mA
Supply current: All input with 100 Mbps square wave, C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	2.357		mA
	I <sub>DD2</sub>	16.621		mA
<b>CMT8021</b>				
Supply Current: All Input 0V for CMT8021x0 or All Inputs are supply for CMT8021x1	I <sub>DD1</sub>	1.231		mA
	I <sub>DD2</sub>	1.247		mA
Supply Current: All inputs are supply for CMT8021X0 or All inputs 0V for CMT8021X1.	I <sub>DD1</sub>	2.199		mA
	I <sub>DD2</sub>	2.251		mA
Supply current: All input with 1Mbps square wave, C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	1.826		mA
	I <sub>DD2</sub>	1.834		mA
Supply current: All input with 10 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	2.58		mA
	I <sub>DD2</sub>	2.6		mA
Supply current: All input with 100 Mbps square wave, C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	10.95		mA
	I <sub>DD2</sub>	10.78		mA
<b>CMT8022</b>				
Supply Current: All Input 0V for CMT8022x0 or All Inputs are supply for CMT8022x1	I <sub>DD1</sub>	1.238		mA
	I <sub>DD2</sub>	1.275		mA
Supply Current: All inputs are supply for CMT8022X0 or All inputs 0V for CMT8022X1.	I <sub>DD1</sub>	2.211		mA
	I <sub>DD2</sub>	2.293		mA
Supply current: All input with 1Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	1.81		mA
	I <sub>DD2</sub>	1.873		mA
Supply current: All input with 10 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	2.647		mA
	I <sub>DD2</sub>	2.696		mA
Supply current: All input with 100 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	10.615		mA
	I <sub>DD2</sub>	10.548		mA

**Table 7-1. Supply Current with 5 V Supply- Characteristics of CMT802X**

Parameters	Symbol	Condition	Min.	Typ.	Max.	Unit
Data rate	DR		0	150		Mbps
Minimum pulse width	PW	See figure 9, C <sub>L</sub> = 15 pF		5		ns

Parameters	Symbol	Condition	Min.	Typ.	Max.	Unit
Propagation delay rising	$t_{PLH}$	See figure 9, $C_L = 15$ pF		8.95	15	ns
Propagation delay falling	$t_{PHL}$	See figure 9, $C_L = 15$ pF		7.45	15	ns
Pulse width distortion	PWD	See figure 9, $C_L = 15$ pF		1.5	5	ns
Rising time	$t_r$	See figure 9, $C_L = 15$ pF		1.14	5	ns
Falling time	$t_f$	See figure 9, $C_L = 15$ pF		0.93	5	ns
Peak eye diagram Jitter	$t_{JIT}(PK)$			400		ps
Channel-to-channel delay Skew	$t_{SK}(C2C)$			0.6	2.5	ns
Part-to-part delay skew	$t_{SK}(P2P)$				5	ns

### 10.3 Supply Current Characteristics with 3.3 V Supply

VDD1 = VDD2 = 3.3V,  $T_A = -40$  to  $125$  °C.

**Table 8. Supply Current Characteristics with 3.3 V Supply**

Parameter	Symbol	Typ.	Max.	Unit
CMT8020				
Supply Current: All Input 0V for CMT8020x0 or All Inputs are supply for CMT8020x1	$I_{DD1}$	0.817		mA
	$I_{DD2}$	1.305		mA
Supply Current: All inputs are supply for CMT8020X0 or All inputs 0V for CMT8020X1.	$I_{DD1}$	3.073		mA
	$I_{DD2}$	1.344		mA
Supply current: All input with 1Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	1.951		mA
	$I_{DD2}$	1.429		mA
Supply current: All input with 10 Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	2.001		mA
	$I_{DD2}$	2.345		mA
Supply current: All input with 100 Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	2.34		mA
	$I_{DD2}$	11.621		mA
CMT8021				
Supply Current: All Input 0V for CMT8021x0 or All Inputs are supply for CMT8021x1	$I_{DD1}$	1.226		mA
	$I_{DD2}$	1.241		mA
Supply Current: All inputs are supply for CMT8021X0 or All inputs 0V for CMT8021X1.	$I_{DD1}$	2.229		mA
	$I_{DD2}$	2.217		mA
Supply current: All input with 1Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	1.791		mA
	$I_{DD2}$	1.792		mA
Supply current: All input with 10 Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	2.379		mA
	$I_{DD2}$	2.363		mA
Supply current: All input with 100 Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	7.863		mA

Parameter	Symbol	Typ.	Max.	Unit
	$I_{DD2}$	7.701		mA
CMT8022				
Supply Current: All Input 0V for CMT8022x0 or All Inputs are supply for CMT8022x1	$I_{DD1}$	1.225		mA
	$I_{DD2}$	1.261		mA
Supply Current: All inputs are supply for CMT8022X0 or All inputs 0V for CMT8022X1.	$I_{DD1}$	2.205		mA
	$I_{DD2}$	2.282		mA
Supply current: All input with 1Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	1.775		mA
	$I_{DD2}$	1.831		mA
Supply current: All input with 10 Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	2.326		mA
	$I_{DD2}$	2.398		mA
Supply current: All input with 100 Mbps square wave , $C_L = 15$ pF	$I_{DD1}$	7.548		mA
	$I_{DD2}$	7.554		mA

Table 9-1. Supply Current with 3.3 V Supply - Characteristics of CMT802X

Parameters	Symbol	Condition	Min.	Typ.	Max.	Unit
Data rate	DR		0	150		Mbps
Minimum pulse width	PW	See figure 9, $C_L = 15$ pF		5		ns
Propagation delay rising	$t_{PLH}$	See figure 9, $C_L = 15$ pF		9	15	ns
Propagation delay falling	$t_{PHL}$	See figure 9, $C_L = 15$ pF		7.65	15	ns
Pulse width distortion	PWD	See figure 9, $C_L = 15$ pF		1.35	5	ns
Rising time	$t_r$	See figure 9, $C_L = 15$ pF		1.12	5	ns
Falling time	$t_f$	See figure 9, $C_L = 15$ pF		1.21	5	ns
Peak eye diagram Jitter	$t_{JIT(PK)}$			400		ps
Channel-to-channel Delay Skew	$t_{SK(c2c)}$			0.8	2.5	ns
Part-to-part delay skew	$t_{SK(p2p)}$				5	ns

## 10.4 Supply Current Characteristics with 2.5 V Supply

VDD1 = VDD2 = 2.5 V, T<sub>A</sub> = -40 to 125 °C.

**Table 10. Supply Current Characteristics with 2.5 V Supply**

Parameter	Symbol	Typ.	Max.	Unit
<b>CMT8020</b>				
Supply Current: All Input 0V for CMT8020x0 or All Inputs are supply for CMT8020x1	I <sub>DD1</sub>	0.806		mA
	I <sub>DD2</sub>	1.297		mA
Supply Current: All inputs are supply for CMT8020X0 or All inputs 0V for CMT8020X1.	I <sub>DD1</sub>	3.054		mA
	I <sub>DD2</sub>	1.336		mA
Supply current: All input with 1Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	1.914		mA
	I <sub>DD2</sub>	1.398		mA
Supply current: All input with 10 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	1.901		mA
	I <sub>DD2</sub>	2.1		mA
Supply current: All input with 100 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	1.714		mA
	I <sub>DD2</sub>	9.181		mA
<b>CMT8021</b>				
Supply Current: All Input 0V for CMT8021x0 or All Inputs are supply for CMT8021x1	I <sub>DD1</sub>	1.218		mA
	I <sub>DD2</sub>	1.229		mA
Supply Current: All inputs are supply for CMT8021X0 or All inputs 0V for CMT8021X1.	I <sub>DD1</sub>	2.216		mA
	I <sub>DD2</sub>	2.201		mA
Supply current: All input with 1Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	1.772		mA
	I <sub>DD2</sub>	1.791		mA
Supply current: All input with 10 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	2.204		mA
	I <sub>DD2</sub>	2.315		mA
Supply current: All input with 100 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	5.897		mA
	I <sub>DD2</sub>	6.032		mA
<b>CMT8022</b>				
Supply Current: All Input 0V for CMT8022x0 or All Inputs are supply for CMT8022x1	I <sub>DD1</sub>	1.218		mA
	I <sub>DD2</sub>	1.253		mA
Supply Current: All inputs are supply for CMT8022X0 or All inputs 0V for CMT8022X1.	I <sub>DD1</sub>	1.915		mA
	I <sub>DD2</sub>	2.271		mA
Supply current: All input with 1Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	1.743		mA
	I <sub>DD2</sub>	1.792		mA
Supply current: All input with 10 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	2.116		mA
	I <sub>DD2</sub>	2.171		mA
Supply current: All input with 100 Mbps square wave , C <sub>L</sub> = 15 pF	I <sub>DD1</sub>	5.781		mA
	I <sub>DD2</sub>	6.478		mA

Table 11-1. Supply Current with 2.5 V Supply - Characteristics of CMT802X

Parameters	Symbol	Condition	Min.	Typ.	Max.	Unit
Data rate	DR			150		Mbps
Minimum pulse width	PW	See figure 9, $C_L = 15 \text{ pF}$		5		ns
Propagation delay rising	$t_{PLH}$	See figure 9, $C_L = 15 \text{ pF}$		9	15	ns
Propagation delay falling	$t_{PHL}$	See figure 9, $C_L = 15 \text{ pF}$		7.8	15	ns
Pulse width distortion	PWD	See figure 9, $C_L = 15 \text{ pF}$		1.2	5	ns
Rising time	$t_r$	See figure 9, $C_L = 15 \text{ pF}$		1.22	5	ns
Falling time	$t_f$	See figure 9, $C_L = 15 \text{ pF}$		1.2	5	ns
Peak eye diagram Jitter	$t_{JIT}(PK)$			400		ps
Channel-to-channel Delay Skew	$t_{SK}(c2c)$			0.7	2.5	ns
Part-to-part delay skew	$t_{SK}(p2p)$			0	5	ns

## 10.5 Typical Characteristics




Figure 11-1. Source Current vs. Data Rate (15-pF load)  $T_A=25^{\circ}\text{C}$   $C_L=15\text{pF}$




Figure 11-2. Source Current vs. Data Rate (non-load)  $T_A=25^{\circ}\text{C}$   $C_L=\text{No Load}$




Figure 11-3. High Level output Voltage vs. High Level output Current ( $T_A=25^{\circ}\text{C}$ )




Figure 11-4. Low Level output Voltage vs. Low Level output Current ( $T_A=25^{\circ}\text{C}$ )




Figure 11-5. Power Supply Under Voltage Threshold vs. Free-air Temperature




Figure 11-6. Propagation Delay Time vs. Free-air Temperature

## 10.6 Insulation Specifications

Table 12. Insulation Specifications

Parameters	Sym.	Condition	Value		Unit
			NB SOIC-8	WB SOIC-16	
External clearance <sup>[1]</sup>	CLR	The shortest terminal-to-terminal distance through air	4.0	8.0	mm
External creepage <sup>[1]</sup>	CRP	The shortest terminal-to-terminal distance across the package surface	4.0	8.0	mm
Distance through insulation	DTI	Minimum internal gap	> 25	> 25	um
Comparative tracking index	CTI	DIN EN 60112 (VDE 0303-11); IEC 60112	> 400	> 400	V
Material group	-		II	II	-
Overvoltage category per IEC 60664-1	-	Rated mains voltage $\leq 300 V_{RMS}$	I	I	-
		Rated mains voltage $\leq 600 V_{RMS}$	I-IV	I-IV	-
		Rated mains voltage $\leq 1000 V_{RMS}$	I-III	I-III	-
<b>DIN VDE V 0884-11:2017-01<sup>[2]</sup></b>					
Maximum repetitive isolation voltage	$V_{IORM}$		565	1414	$V_{pk}$
Maximum isolation working voltage	$V_{IOWM}$	AC voltage (sine wave); Time dependent dielectric breakdown (TDDb) test	400	1000	$V_{RMS}$
		DC voltage	565	1414	$V_{DC}$
Maximum transient isolation voltage	$V_{IOTM}$	$V_{TEST} = V_{IOTM}, t = 60$ s (qualification); $t = 1$ s (100% production)	5300	7000	$V_{pk}$
Maximum surge isolation voltage <sup>[3]</sup>	$V_{IOSM}$	Test method per IEC60065, 1.2/50 us waveform, $V_{TEST} = 1.3 \times V_{IOSM}$ (qualification)	5300	6250	$V_{pk}$
Apparent charge <sup>[4]</sup>	$q_{pd}$	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}, t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10$ s	678	1696	$\leq 5pC$
		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10$ s	904	2262	
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}, t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1$ s	1059	2651	
Isolation capacitance, input to output <sup>[5]</sup>	$C_{IO}$	$V_{IO} = 0.4 \times \sin(2\pi f t), f = 1$ MHz	0.8	0.8	pF
Isolation resistance, input to output <sup>[5]</sup>	$R_{IO}$	$V_{IO} = 500$ V	$>10^{10}$	$>10^{10}$	$\Omega$
<b>UL 1577</b>					
Withstand isolation voltage	$V_{ISO}$	$V_{TEST} = V_{ISO}, t = 60$ s (qualification); $V_{TEST} = 1.2 \times V_{ISO}, t = 1$ s (100% production)	3750	5000	$V_{RMS}$

Notes:

- [1]. Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- [2]. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- [3]. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- [4]. Apparent charge is electrical discharge caused by a partial discharge (pd).
- [5]. All pins on each side of the barrier are tied together creating a two-terminal device.

CMOSTEK Confidential



## 10.7 Safety-related Certifications

**Table 13. Safety-related Certifications**

VDE	CSA	UL	CQC	TUV
DIN VDE V0884-11:2017-01 ( pending )	IEC 60950-1, IEC 62368-1 and IEC 61010-1 ( pending )	UL 1577 Component Recognition Program ( pending )	GB 4943.1-2011 ( pending )	EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A2: 2013 ( pending )
Certificate number: <a href="#">pending</a>	Master contract number: <a href="#">pending</a>	File number: <a href="#">pending</a>	Certificate number: <a href="#">pending</a>	Client ID number: <a href="#">pending</a>

## 10.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures

**Table 14. Safety Limiting Values**

Parameters	Symbol	Test Condition	Value		Unit
			NB SOIC-8	WB SOIC-16	
Safety input, output, or supply current	Is	$R_{\theta JA} = 140 \text{ }^\circ\text{C/W}$ , $V_I = 5.5 \text{ V}$ , $T_J = 125 \text{ }^\circ\text{C}$ , $T_A = 25 \text{ }^\circ\text{C}$	160		mA
		$R_{\theta JA} = 84 \text{ }^\circ\text{C/W}$ , $V_I = 5.5 \text{ V}$ , $T_J = 125 \text{ }^\circ\text{C}$ , $T_A = 25 \text{ }^\circ\text{C}$		237	mA
Total power dissipation at 25°C	Ps			1499	W
Case temperature	Ts		125	125	°C

## 10.9 Thermal Information

**Table 15. Thermal Information**

Parameter	Symbol	Value		Unit
		NB SOIC-8	WB SOIC-16	
Junction-to-ambient thermal resistance	$\theta_{JA}$	78.9	78.9	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	41.1	41.6	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	49.5	43.6	°C/W

# 11 Function Description

## 11.1 Function Overview

The CMT802X device is a high-performance, dual-channel digital isolator with 5000  $V_{RMS}$  isolation ratings. The CMT802X has an On-Off keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The CMT802X also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The figure below shows a conceptual detail of how the On-Off keying scheme works.




Figure 12. On-Off Keying Based Modulation Scheme

## 11.2 Functional Modes

The table below lists the functional modes of the CMT802X.

Table 16. Function Table<sup>[1]</sup>

VDD1	VDD2	Input (IN <sub>x</sub> ) <sup>[2]</sup>	Output (OUT <sub>x</sub> )	Comment
PU	PU	H	H	Normal operation: A channel output assumes the logic state of its input
		L	L	
		Open	Default	Default mode: when IN <sub>x</sub> is open, the corresponding channel output goes to its default logic state.
PD	PU	X	Default	Default mode: when VDD1 is unpowered, a channel output assumes the logic state based on the selected default option. When VDD1 transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When VDD1 transitions from powered-up to unpowered, channel output assumes the selected default state
X	PD	X	Undetermined	When VDD2 is unpowered, a channel output is undetermined <sup>[3]</sup> . When VDD2 transitions from unpowered to powered-up, a channel output assumes the logic state of the input

Notes:

- [1]. VDD1 = Input-side VDD; VDD2 = output-side VDD; PU = Powered up (VDD ≥ 2.5 V); PD = Powered down (VDD ≤ 1.7 V); X = Irrelevant; H= High level; L = Low level; Z = High Impedance.
- [2]. A strongly driven input signal can weakly power the floating VDD through an internal protection diode and cause undetermined output.
- [3]. The outputs are in undetermined state when 1.7 V < VDD1, VDD2 < 2.5V.

## 11.3 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See the figure below for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.




Figure 13. Test Setup for Insulation Lifetime Measurement

## 12 Packaging Information

The packaging information of the CMT802X is shown in the figures below.

### 12.1 CMT802X Narrow Body SOIC-8 Packaging




Figure 14. Narrow Body SOIC-8 Packaging

Table 17. Narrow Body SOIC-8 Packaging Scale

Symbol	Scale (mm)		
	Min.	Typ.	Max.
A	-	-	1.75
A1	0.10	-	0.225
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.39	-	0.48
c	0.21	-	0.26
D	4.70	4.90	5.10
E	5.80	6.00	6.20
E1	3.70	3.90	4.10
e	1.27 BSC		
h	0.25	-	0.50
L	0.50	-	0.80
L1	1.05 BSC		
θ	0	-	8°

## 12.2 CMT802X Wide Body SOIC-16 Packaging




Figure 15. Wide Body SOIC-16 Packaging

Table 18. Wide Body SOIC-16 Packaging Scale

Symbol	Scale (mm)		
	Min.	Typ.	Max.
A	-	-	2.65
A1	0.10	0.20	0.30
A2	2.25	2.30	2.35
A3	1.00	1.05	1.10
b	0.35	0.37	0.43
c	0.15	0.20	0.30
D	10.30	10.40	10.50
E	10.10	10.30	10.50
E1	7.40	7.50	7.60
e	1.14	1.27	1.40
L	0.65	0.70	0.85
L1	1.40		
$\theta$	0	-	8°

## 13 Top Marking



Figure 16. CMT802X Top Marking

Table 19. CMT802X Top Marking Information


Marking Method	Laser
Pin 1 Mark	Diameter of the circle = 1 mm
Font Size	0.5 mm, align right
Line 1 Marking	P = 0 / 1 , refers to part number CMT8020X/ CMT8021X respectively. NNN is the last characters following CMT802X in part number naming. See Chapter 14 Part number naming rule for details
Line 2 Marking	The date code is assigned by the package factory. YY is the last 2 digits of the year. WW is the working week. ①②③④⑤⑥ is internal trace code

# 14 Ordering Information

Table 20. Part Number List

Part Number	MOQ	Number of Total Channels	Number of Reversed Channels	Default Output State	Package
CMT8020W0	5000	2	0	Low	WB SOIC-16
CMT8020W1	5000	2	0	High	WB SOIC-16
CMT8021W0	5000	2	1	Low	WB SOIC-16
CMT8021W1	5000	2	1	High	WB SOIC-16
CMT8022W0	5000	1	1	Low	WB SOIC-16
CMT8022W1	5000	1	1	High	WB SOIC-16
CMT8020N0	3750	2	0	Low	NB SOIC-8
CMT8020N1	3750	2	0	High	NB SOIC-8
CMT8021N0	3750	2	1	Low	NB SOIC-8
CMT8021N1	3750	2	1	High	NB SOIC-8
CMT8022N0	3750	1	1	Low	NB SOIC-8
CMT8022N1	3750	1	1	High	NB SOIC-8

**Part Number Naming Rule:**



Please visit [www.cmostek.com](http://www.cmostek.com) for more product/product line information.

Please contact [sales@cmstek.com](mailto:sales@cmstek.com) or your local sales representative for sales or pricing requirements.



## 15 Revise History

Table 21. Revise History Records

Version No.	Chapter	Description	Date
0.1	All	Initial version	2021/10/08
0.2	All	Review	2022/06/06
0.3	10.7	Contents of safety related certifications modify	2022/08/09
0.4	10.5	Typical characteristic diagram update	2022/08/09
	10.1	Update the electircal characteristic data	2022/08/10
	10.6	Update the isolation characteristic data	2022/08/19
	Headline	Update headline	

## 16Contacts

CMOSTEK Microelectronics Co., Ltd. Shenzhen Branch

Address: 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD, P.R. China

**Tel:** +86-755-83231427

**Post Code:** 518055

**Sales:** [sales@cmostek.com](mailto:sales@cmostek.com)

**Supports:** [support@cmostek.com](mailto:support@cmostek.com)

**Website:** [www.cmostek.com](http://www.cmostek.com)

**Copyright. CMOSTEK Microelectronics Co., Ltd. All rights are reserved.**

The information furnished by CMOSTEK is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of CMOSTEK and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CMOSTEK. CMOSTEK products are not authorized for use as critical components in life support devices or systems without express written approval of CMOSTEK. The CMOSTEK logo is a registered trademark of CMOSTEK Microelectronics Co., Ltd. All other names are the property of their respective owners.

### **IMPORTANT NOTICES AND DISCLAIMERS**

The above information is for reference purposes only to assist customers' design and development. CMOSTEK reserves the right to change the above information without notice due to technological innovation.

All CMOSTEK products have passed the factory test before shipment. Customers should take up full liability to evaluate their own applications and to determine the feasibility of applying any CMOSTEK product.

The material contained herein is the exclusive property of CMOSTEK and shall not be copied or demonstrated, and CMOSTEK assumes no responsibility for any claims, repairation, costs, losses, debts, etc. arising from the use of the material contained herein.