

## N- and P-Channel 40 V (D-S) MOSFET

PRODUCT SUMMARY				
	V <sub>DS</sub> (V)	R <sub>DS(on)</sub> ( $\Omega$ )	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)
N-Channel	40	0.010 at V <sub>GS</sub> = 10 V	12	13.3
		0.012 at V <sub>GS</sub> = 4.5 V	11	
P-Channel	- 40	0.013 at V <sub>GS</sub> = - 10 V	- 10	13
		0.015 at V <sub>GS</sub> = - 4.5 V	- 9	



### FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % R<sub>g</sub> and UIS Tested
- Compliant to RoHS Directive 2002/95/EC



### APPLICATIONS

- Motor Drive



### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C, unless otherwise noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V <sub>DS</sub>	40	- 40	V
Gate-Source Voltage	V <sub>GS</sub>	$\pm 20$	$\pm 20$	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	I <sub>D</sub>	12	- 10	A
		10	- 8	
		8.8 <sup>b, c</sup>	- 7.6 <sup>b, c</sup>	
		7.4 <sup>b, c</sup>	- 6.3 <sup>b, c</sup>	
		36	- 30	
Pulsed Drain Current (10 µs Pulse Width)	I <sub>DM</sub>	3.6	- 3.6	
		1.6 <sup>b, c</sup>	- 1.6 <sup>b, c</sup>	
Pulsed Source-Drain Current	I <sub>SM</sub>	60	- 60	
Single Pulse Avalanche Current	I <sub>AS</sub>	20	- 20	
Single Pulse Avalanche Energy	E <sub>AS</sub>	5	20	mJ
Maximum Power Dissipation	P <sub>D</sub>	6.1	5.2	W
		3	3.1	
		3 <sup>b, c</sup>	3 <sup>b, c</sup>	
		2.28 <sup>b, c</sup>	2.28 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		°C

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	N-Channel		P-Channel		Unit
		Typ.	Max.	Typ.	Max.	
Maximum Junction-to-Ambient <sup>b, d</sup>	R <sub>thJA</sub>	20	32.5	27	32.5	°C/W
Maximum Junction-to-Foot (Drain)	R <sub>thJF</sub>	10	20	19	28	

Notes:

- a. Based on T<sub>C</sub> = 25 °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under steady state conditions is 120 °C/W (n-channel) and 110 °C/W (p-channel).
- e. Package limited.

SPECIFICATIONS ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)								
Parameter	Symbol	Test Conditions			Min.	Typ. <sup>a</sup>	Max.	Unit
<b>Static</b>								
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	N-Ch	40			V	
		$V_{GS} = 0 \text{ V}$ , $I_D = -250 \mu\text{A}$	P-Ch	- 40				
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250 \mu\text{A}$	N-Ch		30		$\text{mV}/^\circ\text{C}$	
		$I_D = -250 \mu\text{A}$	P-Ch		- 24			
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$	$I_D = 250 \mu\text{A}$	N-Ch		- 4.1			
		$I_D = -250 \mu\text{A}$	P-Ch		5			
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$	N-Ch	1		2.2	V	
		$V_{DS} = V_{GS}$ , $I_D = -250 \mu\text{A}$	P-Ch	- 0.9		- 2.5		
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}$ , $V_{GS} = \pm 20 \text{ V}$	N-Ch			$\pm 100$	$\text{nA}$	
		$V_{DS} = 0 \text{ V}$ , $V_{GS} = \pm 20 \text{ V}$	P-Ch			$\pm 100$		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 30 \text{ V}$ , $V_{GS} = 0 \text{ V}$	N-Ch			1	$\mu\text{A}$	
		$V_{DS} = -30 \text{ V}$ , $V_{GS} = 0 \text{ V}$	P-Ch			- 1		
		$V_{DS} = 30 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $T_J = 55^\circ\text{C}$	N-Ch			10		
		$V_{DS} = -30 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $T_J = 55^\circ\text{C}$	P-Ch			- 10		
On-State Drain Current <sup>b</sup>	$I_{D(\text{on})}$	$V_{DS} = 5 \text{ V}$ , $V_{GS} = 10 \text{ V}$	N-Ch	40			$\text{A}$	
		$V_{DS} = -5 \text{ V}$ , $V_{GS} = -10 \text{ V}$	P-Ch	-40				
Drain-Source On-State Resistance <sup>b</sup>	$R_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}$ , $I_D = 6.8 \text{ A}$	N-Ch		0.010	0.012	$\Omega$	
		$V_{GS} = -10 \text{ V}$ , $I_D = -8 \text{ A}$	P-Ch		0.013	0.017		
		$V_{GS} = 8 \text{ V}$ , $I_D = 6.7 \text{ A}$	N-Ch			0.014		
		$V_{GS} = -8 \text{ V}$ , $I_D = -6.5 \text{ A}$	P-Ch			0.019		
		$V_{GS} = 4.5 \text{ V}$ , $I_D = 6.6 \text{ A}$	N-Ch		0.012	0.016		
		$V_{GS} = -4.5 \text{ V}$ , $I_D = -5 \text{ A}$	P-Ch		0.015	0.021		
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}$ , $I_D = 6.8 \text{ A}$	N-Ch		37		$\text{s}$	
		$V_{DS} = -15 \text{ V}$ , $I_D = -6.7 \text{ A}$	P-Ch		35			
<b>Dynamic<sup>a</sup></b>								
Input Capacitance	$C_{iss}$	N-Channel $V_{DS} = 20 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $f = 1 \text{ MHz}$	N-Ch		1321		$\text{pF}$	
			P-Ch		1345			
Output Capacitance	$C_{oss}$		N-Ch		745			
			P-Ch		792			
Reverse Transfer Capacitance	$C_{rss}$		N-Ch		214			
			P-Ch		245			
Total Gate Charge	$Q_g$	$V_{DS} = 20 \text{ V}$ , $V_{GS} = 10 \text{ V}$ , $I_D = 10 \text{ A}$	N-Ch		13.3	20	$\text{nC}$	
		$V_{DS} = -20 \text{ V}$ , $V_{GS} = -10 \text{ V}$ , $I_D = -10 \text{ A}$	P-Ch		13	20		
Gate-Source Charge	$Q_{gs}$	N-Channel $V_{DS} = 20 \text{ V}$ , $V_{GS} = 4.5 \text{ V}$ , $I_D = 10 \text{ A}$	N-Ch		6.5	10		
			P-Ch		21.7	33		
			N-Ch		2.3			
			P-Ch		5.6			
Gate-Drain Charge	$Q_{gd}$	$V_{DS} = -20 \text{ V}$ , $V_{GS} = -4.5 \text{ V}$ , $I_D = -10 \text{ A}$	N-Ch		1.7		$\Omega$	
			P-Ch		9.8			
Gate Resistance	$R_g$	$f = 1 \text{ MHz}$	N-Ch	0.3	1.3	2.6	$\Omega$	
			P-Ch	1.3	6.4	12.8		







**SPECIFICATIONS** ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)


Parameter	Symbol	Test Conditions	Min.	Typ. <sup>a</sup>	Max.	Unit
<b>Dynamic<sup>a</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	N-Channel $V_{DD} = 20 \text{ V}$ , $R_L = 3.7 \Omega$ $I_D \equiv 5.4 \text{ A}$ , $V_{GEN} = 10 \text{ V}$ , $R_g = 1 \Omega$	N-Ch	5	10	ns
Rise Time	$t_r$		P-Ch	10	20	
Turn-Off Delay Time	$t_{d(off)}$		N-Ch	10	20	
Fall Time	$t_f$		P-Ch	9	18	
Turn-On Delay Time	$t_{d(on)}$		N-Ch	16	25	
Rise Time	$t_r$		P-Ch	50	90	
Turn-Off Delay Time	$t_{d(off)}$		N-Ch	7	14	
Fall Time	$t_f$		P-Ch	13	26	
Turn-On Delay Time	$t_{d(on)}$		N-Ch	11	22	
Rise Time	$t_r$		P-Ch	42	75	
Turn-Off Delay Time	$t_{d(off)}$	P-Channel $V_{DD} = -20 \text{ V}$ , $R_L = 2 \Omega$ $I_D \equiv -10 \text{ A}$ , $V_{GEN} = -10 \text{ V}$ , $R_g = 1 \Omega$	N-Ch	12	22	ns
Fall Time	$t_f$		P-Ch	40	70	
Continuous Source-Drain Diode Current	$I_S$		N-Ch	17	26	
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$		P-Ch	40	70	
Body Diode Voltage	$V_{SD}$		N-Ch	7	14	
Body Diode Reverse Recovery Time	$t_{rr}$		P-Ch	18	35	
Body Diode Reverse Recovery Charge	$Q_{rr}$		N-Ch	0.81	1.2	V
Reverse Recovery Fall Time	$t_a$		P-Ch	-0.77	-1.2	
Reverse Recovery Rise Time	$t_b$		N-Ch	17	34	ns
			P-Ch	41	80	
		N-Channel $I_F = 5 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $T_J = 25^\circ\text{C}$	N-Ch	10	20	nC
			P-Ch	32	65	
			N-Ch	10		ns
			P-Ch	15		
		P-Channel $I_F = -5 \text{ A}$ , $dI/dt = -100 \text{ A}/\mu\text{s}$ , $T_J = 25^\circ\text{C}$	N-Ch	7		ns
			P-Ch	26		

Notes:


- a. Guaranteed by design, not subject to production testing.  
b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**N-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)

**N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)**


Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage






Threshold Voltage





Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient


**N-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)
**Current Derating\*****Power Derating, Junction-to-Foot****Power Derating, Junction-to-Ambient**

\* The power dissipation  $P_D$  is based on  $T_{J(\max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


**N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)**

**P-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Capacitance




Gate Charge




On-Resistance vs. Junction Temperature

**P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)**


Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage






Threshold Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient



**P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)**


\* The power dissipation  $P_D$  is based on  $T_{J(\max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)**

**Normalized Thermal Transient Impedance, Junction-to-Ambient**

**Normalized Thermal Transient Impedance, Junction-to-Foot**

**SOIC (NARROW): 8-LEAD**

JEDEC Part Number: MS-012



DIM	MILLIMETERS		INCHES	
	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A <sub>1</sub>	0.10	0.20	0.004	0.008
B	0.35	0.51	0.014	0.020
C	0.19	0.25	0.0075	0.010
D	4.80	5.00	0.189	0.196
E	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
H	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.020
L	0.50	0.93	0.020	0.037
q	0°	8°	0°	8°
S	0.44	0.64	0.018	0.026

ECN: C-06527-Rev. I, 11-Sep-06  
DWG: 5498

## RECOMMENDED MINIMUM PADS FOR SO-8

