

GigaDevice Semiconductor Inc.

**GD32W515xx
Arm® Cortex®-M33 32-bit MCU**

Datasheet

Revision 1.0

(Nov. 2021)

Table of Contents

Table of Contents.....	1
List of Figures	4
List of Tables	5
1. General description	7
2. Device overview	8
2.1. Device information.....	8
2.2. Block diagram.....	9
2.3. Pinouts and pin assignment.....	10
2.4. Memory map.....	12
2.5. Clock tree	16
2.6. Pin definitions.....	18
2.6.1. GD32W515Px QFN56 pin definitions	18
2.6.2. GD32W515Tx QFN36 pin definitions.....	23
2.6.3. GD32W515xx pin alternate functions	26
3. Functional description	29
3.1. Arm® Cortex®-M33 core.....	29
3.2. Embedded memory.....	29
3.3. Clock, reset and supply management.....	30
3.4. Boot modes.....	30
3.5. Power saving modes.....	32
3.6. Electronic fuse (EFUSE).....	33
3.7. Instruction cache (ICACHE)	33
3.8. General-purpose inputs / outputs (GPIOs).....	34
3.9. TrustZone protection controller union (TZPCU).....	34
3.10. CRC calculation unit (CRC)	35
3.11. True Random number generator (TRNG).....	35
3.12. Direct memory access controller (DMA)	35
3.13. Analog to digital converter (ADC)	36
3.14. Real time clock (RTC)	36
3.15. Timers and PWM generation	37

3.16.	Universal synchronous asynchronous receiver transmitter (USART)	38
3.17.	Inter-integrated circuit (I2C).....	38
3.18.	Serial peripheral interface (SPI).....	39
3.19.	Inter-IC sound (I2S).....	39
3.20.	Serial / Quad Parallel Interface (SQPI).....	39
3.21.	Quad-SPI interface (QSPI)	40
3.22.	Secure digital input and output card interface (SDIO).....	40
3.23.	Universal serial bus full-speed interface (USBFS).....	40
3.24.	Digital camera interface (DCI).....	40
3.25.	Touch sensing interface (TSI)	41
3.26.	Cryptographic acceleration Unit (CAU).....	41
3.27.	Hash acceleration unit (HAU)	41
3.28.	Public Key Cryptographic Acceleration Unit (PKCAU)	42
3.29.	High-Performance Digital Filter (HPDF)	42
3.30.	Infrared ray port (IFRP).....	43
3.31.	Wi-Fi.....	43
3.31.1.	Standards Supported.....	43
3.31.2.	Wi-Fi MAC	43
3.31.3.	Wi-Fi PHY.....	44
3.31.4.	Wi-Fi Radio.....	44
3.32.	Debug mode.....	44
3.33.	Package and operation temperature	44
4.	Electrical characteristics	45
4.1.	Absolute maximum ratings.....	45
4.2.	Operating conditions characteristics	45
4.3.	Power consumption	47
4.4.	EMC characteristics	54
4.5.	Power supply supervisor characteristics.....	54
4.6.	Electrical sensitivity.....	55
4.7.	External clock characteristics	56
4.8.	Internal clock characteristics	58
4.9.	PLL characteristics	58
4.10.	Memory characteristics	59

4.11.	NRST pin characteristics	60
4.12.	GPIO characteristics	60
4.13.	ADC characteristics	62
4.14.	Temperature sensor characteristics	64
4.15.	I2C characteristics	64
4.16.	SPI characteristics	65
4.17.	I2S characteristics	66
4.18.	USART characteristics	68
4.19.	SDIO characteristics	69
4.20.	USBFS characteristics	69
4.21.	TIMER characteristics	70
4.22.	WDGT characteristics	71
4.23.	HPDF Characteristics	71
4.24.	Serial / Quad Parallel Interface (SQPI) Characteristics	73
4.25.	Wi-Fi Radio characteristics	73
4.26.	Parameter conditions	75
5.	Package information	76
5.1	QFN56 package outline dimensions	76
5.2	QFN36 package outline dimensions	78
6.	Ordering information	80
7.	Revision history	81

List of Figures

Figure 2-1. GD32W515xx block diagram.....	9
Figure 2-2. GD32W515Px QFN56 pinouts	10
Figure 2-3. GD32W515Tx QFN36 pinouts	11
Figure 2-4. GD32W515xx clock tree	16
Figure 4-1. Recommended power supply decoupling capacitors ⁽¹⁾⁽²⁾	46
Figure 4-2. Recommended external NRST pin circuit.....	60
Figure 4-3. I2C bus timing diagram.....	65
Figure 4-4. SPI timing diagram - master mode.....	66
Figure 4-5. SPI timing diagram - slave mode	66
Figure 4-6. I2S timing diagram - master mode	67
Figure 4-7. I2S timing diagram - slave mode.....	68
Figure 4-8. USBFS timings: definition of data signal rise and fall time	70
Figure 5-1. QFN56 package outline.....	76
Figure 5-2. QFN56 recommended footprint	77
Figure 5-3. QFN36 package outline.....	78
Figure 5-4. QFN36 recommended footprint	79

List of Tables

Table 2-1. GD32W515xx devices features and peripheral list.....	8
Table 2-2. GD32W515xx memory map.....	12
Table 2-3. GD32W515Px QFN56 pin definitions.....	18
Table 2-4. GD32W515Tx QFN36 pin definitions.....	23
Table 2-5. Port A alternate functions summary.....	26
Table 2-6. Port B alternate functions summary.....	27
Table 2-7. Port C alternate functions summary.....	28
Table 3-1. BOOT0 modes.....	31
Table 3-2. BOOT1 modes.....	31
Table 3-3. Boot address modes when TrustZone is disabled (TZEN=0)	31
Table 3-4. Boot modes when TrustZone is enabled (TZEN=1)	31
Table 4-1. Absolute maximum ratings ⁽¹⁾⁽⁴⁾	45
Table 4-2. DC operating conditions.....	45
Table 4-3. Clock frequency ⁽¹⁾	46
Table 4-4. Operating conditions at Power up / Power down ⁽¹⁾	46
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	47
Table 4-6. Power saving mode wakeup timings characteristics ⁽¹⁾⁽²⁾	47
Table 4-7. Wi-Fi Power consumption characteristics.....	47
Table 4-8. Wi-Fi Power consumption characteristics ⁽¹⁾⁽²⁾⁽³⁾	47
Table 4-9. Power consumption characteristics ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾⁽⁶⁾	48
Table 4-10. EMS characteristics ⁽¹⁾	54
Table 4-11. Power supply supervisor characteristics.....	54
Table 4-12. ESD characteristics ⁽¹⁾	55
Table 4-13. Static latch-up characteristics ⁽¹⁾	56
Table 4-14. High speed external clock (HXTAL) generated from a crystal / ceramic characteristics.....	56
Table 4-15. High speed external user clock characteristics (HXTAL in bypass mode)	56
Table 4-16. Low speed external clock (LXTAL) generated from a crystal / ceramic characteristics.....	56
Table 4-17. Low speed external user clock characteristics (LXTAL in bypass mode)	57
Table 4-18. High speed internal clock (IRC16M) characteristics.....	58
Table 4-19. Low speed internal clock (IRC32K) characteristics.....	58
Table 4-20. PLL characteristics	58
Table 4-21. Flash memory characteristics	59
Table 4-22. NRST pin characteristics	60
Table 4-23. I/O port DC characteristics ⁽¹⁾⁽³⁾	60
Table 4-24. ADC characteristics	62
Table 4-25. ADC R _{Ain} max for f _{ADC} = 35 MHz ⁽¹⁾	63
Table 4-26. ADC dynamic accuracy at f _{ADC} = 35 MHz ⁽¹⁾	63
Table 4-27. ADC static accuracy at f _{ADC} = 35 MHz.....	63

Table 4-28. I2C characteristics ⁽¹⁾⁽²⁾⁽³⁾	64
Table 4-29. Standard SPI characteristics ⁽¹⁾	65
Table 4-30. I2S characteristics ⁽¹⁾	66
Table 4-31. USART characteristics ⁽¹⁾	68
Table 4-32. SDIO characteristics ⁽¹⁾⁽²⁾	69
Table 4-33. USBFS start up time	69
Table 4-34. USBFS DC electrical characteristics.....	70
Table 4-35. USBFS full speed-electrical characteristics ⁽¹⁾	70
Table 4-36. TIMER characteristics ⁽¹⁾	70
Table 4-37. FWDGT min/max timeout period at 32 kHz (IRC32K) ⁽¹⁾	71
Table 4-38. WWDGT min-max timeout value at 45 MHz (f_{PCLK1}) ⁽¹⁾	71
Table 4-39. HPDF characteristics ⁽¹⁾⁽²⁾	71
Table 4-40. SQPI characteristics.....	73
Table 4-41. Transmitter power characteristics ⁽¹⁾⁽²⁾	73
Table 4-42. Receiver sensitivity characteristics ⁽¹⁾	73
Table 4-43. Rx Maximum Input Level ⁽¹⁾⁽²⁾	74
Table 4-44. Adjacent Channel Rejection ⁽¹⁾⁽⁴⁾	75
Table 5-1. QFN56 package dimensions.....	76
Table 5-2. QFN36 package dimensions.....	78
Table 6-1. Part ordering code for GD32W515xx devices.....	80
Table 7-1. Revision history.....	81

1. General description

The GD32W515xx is a highly integrated 2.4GHz Wi-Fi System-on-Chip (SoC) that includes an ARM Cortex®-M33 processor with Trustzone, a single stream IEEE 802.11b/g/n MAC/baseband/radio, a power amplifier (PA), and a receive low-noise amplifier (LNA). It is an optimized SoC designed for a broad array of smart devices for Internet of Things (IoT) applications. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The Cortex®-M33 processor is based on the ARMv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP.

The GD32W515xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at up to 180 MHz frequency to obtain maximum efficiency. It provides up to 2048 KB on-chip Flash memory or support up to 32MB of EXT Flash memory and up to 448 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer a 12-bit ADC, up to four general 16-bit timers, two general 32-bit timers, one basic timer, one PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, a SQPI, a SDIO, two I2Cs, three USARTs, one I2S, an USBFS and a Wi-Fi. Additional peripherals as TrustZone protection controller union (TZPCU), digital camera interface (DCI), touch sensing interface (TSI), high-performance digital filter (HPDF), quad-SPI interface (QSPI) are included.

The device operates from a 1.62 to 3.63 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32W515xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike, optical module and so on.



ARM®CORTEX®
Processor Technology



2. Device overview


2.1. Device information

Table 2-1. GD32W515xx devices features and peripheral list

Part Number		GD32W515xx			
		P1	P0	T1	TG
FLASH (KB)		2048	0	2048	1024
SRAM (KB)		448	448	448	384
Timers	General timer(16-bit)	4 (3-4,15-16)	4 (3-4,15-16)	3 (4,15-16)	3 (4,15-16)
	General timer(32-bit)	2 (1-2)	2 (1-2)	2 (1-2)	2 (1-2)
	Advanced timer(16-bit)	1 (0)	1 (0)	1 (0)	1 (0)
	SysTick	1	1	1	1
	Basic timer(16-bit)	1 (5)	1 (5)	1 (5)	1 (5)
	Watchdog	2	2	2	2
	RTC	1	1	1	1
Connectivity	USART	3 (0-2)	3 (0-2)	3 (0-2)	3 (0-2)
	I2C	2 (0-1)	2 (0-1)	2 (0-1)	2 (0-1)
	SPI/I2S	2/1 (0-1)/(1)	2/1 (0-1)/(1)	2/1 (0-1)/(1)	2/1 (0-1)/(1)
	SDIO	1	1	1	1
	QSPI	1	1	1	1
	SQPI	1	1	1	1
	USBFS	1	1	1	1
ADC	Wi-Fi	1	1	1	1
	GPIO	43	43	25	25
	HPDF	1	1	0	0
	DCI	1	1	0	0
	TSI (Channels)	12	12	7	7
	TZGPC	1	1	1	1
	Units	1	1	1	1
Channels		9	9	5	5
Package		QFN56		QFN36	

2.2. Block diagram

Figure 2-1. GD32W515xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32W515Px QFN56 pinouts





Figure 2-3. GD32W515Tx QFN36 pinouts


2.4. Memory map

Table 2-2. GD32W515xx memory map

Pre-defined Regions	Bus	Secure boundary address	Non-Secure boundary address	Peripherals
	-	-	0xE000 1000 - 0xE00F FFFF	Cortex M33 internal peripherals
External device	AHB3	-	0x9800 0000 - 0xDFFF FFFF	Reserved
		-	0x9000 0000 - 0x97FF FFFF	QSPI_FLASH(MEM)
		-	0x6800 0000 - 0x8FFF FFFF	Reserved
		-	0x6000 0000 - 0x67FF FFFF	SQPI_PSRAM(MEM)
Peripheral	AHB2	0x5C06 3000 - 0x5FFF FFFF	0x4C06 3000 - 0x4FFF FFFF	Reserved
		0x5C06 1000 - 0x5C06 2FFF	0x4C06 1000 - 0x4C06 2FFF	PKCAU
		0x5C06 0C00 - 0x5C06 0FFF	0x4C06 0C00 - 0x4C06 0FFF	Reserved
		0x5C06 0800 - 0x5C06 0BFF	0x4C06 0800 - 0x4C06 0BFF	TRNG
		0x5C06 0400 - 0x5C06 07FF	0x4C06 0400 - 0x4C06 07FF	HAU
		0x5C06 0000 - 0x5C06 03FF	0x4C06 0000 - 0x4C06 03FF	CAU
		0x5C05 0400 - 0x5C05 FFFF	0x4C05 0400 - 0x4C05 FFFF	Reserved
		0x5C05 0000 - 0x5C05 03FF	0x4C05 0000 - 0x4C05 03FF	DCI
		0x5C04 0000 - 0x5C04 FFFF	0x4C04 0000 - 0x4C04 FFFF	Reserved
	AHB1	0x5C00 0000 - 0x5C03 FFFF	0x4C00 0000 - 0x4C03 FFFF	Reserved
		0x5904 0000 - 0x5BFF FFFF	0x4904 0000 - 0x4BFF FFFF	Reserved
		0x5900 0000 - 0x5903 FFFF	0x4900 0000 - 0x4903 FFFF	USBFS
		0x500B 1000 - 0x58FF FFFF	0x400B 1000 - 0x48FF FFFF	Reserved
		0x500B 0800 - 0x500B 0FFF	0x400B 0800 - 0x400B 0FFF	Reserved
		0x500B 0400 - 0x500B 07FF	0x400B 0400 - 0x400B 07FF	TZBMPC3
		0x500B 0000 - 0x500B 03FF	0x400B 0000 - 0x400B 03FF	TZBMPC2
		0x500A 1000 - 0x500A FFFF	0x400A 1000 - 0x400A FFFF	Reserved
		0x500A 0C00 - 0x500A 0FFF	0x400A 0C00 - 0x400A 0FFF	TZBMPC1
		0x500A 0800 - 0x500A 0BFF	0x400A 0800 - 0x400A 0BFF	TZBMPC0
		0x500A 0400 - 0x500A 07FF	0x400A 0400 - 0x400A 07FF	TZIAC
		0x500A 0000 - 0x500A 03FF	0x400A 0000 - 0x400A 03FF	TZSPC
		0x5008 0400 - 0x5009 FFFF	0x4008 0400 - 0x4009 FFFF	Reserved
		0x5008 0000 - 0x5008 03FF	0x4008 0000 - 0x4008 03FF	ICACHE
		0x5003 3000 - 0x5007 FFFF	0x4003 3000 - 0x4007 FFFF	Reserved
		0x5003 0000 - 0x5003 2FFF	0x4003 0000 - 0x4003 2FFF	Wi-Fi
		0x5002 BC00 - 0x5002 FFFF	0x4002 BC00 - 0x4002 FFFF	Reserved
		0x5002 B000 - 0x5002 BBFF	0x4002 B000 - 0x4002 BBFF	Reserved
		0x5002 A000 - 0x5002 AFFF	0x4002 A000 - 0x4002 AFFF	Reserved
		0x5002 8000 - 0x5002 9FFF	0x4002 8000 - 0x4002 9FFF	Reserved
		0x5002 6800 - 0x5002 7FFF	0x4002 6800 - 0x4002 7FFF	Reserved
		0x5002 6400 - 0x5002 67FF	0x4002 6400 - 0x4002 67FF	DMA1
		0x5002 6000 - 0x5002 63FF	0x4002 6000 - 0x4002 63FF	DMA0


Pre-defined Regions	Bus	Secure boundary address	Non-Secure boundary address	Peripherals
APB2		0x5002 5C00 - 0x5002 5FFF	0x4002 5C00 - 0x4002 5FFF	Reserved
		0x5002 5800 - 0x5002 5BFF	0x4002 5800 - 0x4002 5BFF	QSPI_FLASH(REG)
		0x5002 5400 - 0x5002 57FF	0x4002 5400 - 0x4002 57FF	SQPI_PSRAM(REG)
		0x5002 5000 - 0x5002 53FF	0x4002 5000 - 0x4002 53FF	Reserved
		0x5002 4000 - 0x5002 4FFF	0x4002 4000 - 0x4002 4FFF	TSI
		0x5002 3C00 - 0x5002 3FFF	0x4002 3C00 - 0x4002 3FFF	Reserved
		0x5002 3800 - 0x5002 3BFF	0x4002 3800 - 0x4002 3BFF	RCU
		0x5002 3400 - 0x5002 37FF	0x4002 3400 - 0x4002 37FF	Reserved
		0x5002 3000 - 0x5002 33FF	0x4002 3000 - 0x4002 33FF	CRC
		0x5002 2C00 - 0x5002 2FFF	0x4002 2C00 - 0x4002 2FFF	Reserved
		0x5002 2800 - 0x5002 2BFF	0x4002 2800 - 0x4002 2BFF	EFUSE
		0x5002 2400 - 0x5002 27FF	0x4002 2400 - 0x4002 27FF	Reserved
		0x5002 2000 - 0x5002 23FF	0x4002 2000 - 0x4002 23FF	FMC
		0x5002 1C00 - 0x5002 1FFF	0x4002 1C00 - 0x4002 1FFF	Reserved
		0x5002 1800 - 0x5002 1BFF	0x4002 1800 - 0x4002 1BFF	Reserved
		0x5002 1400 - 0x5002 17FF	0x4002 1400 - 0x4002 17FF	Reserved
		0x5002 1000 - 0x5002 13FF	0x4002 1000 - 0x4002 13FF	Reserved
		0x5002 0C00 - 0x5002 0FFF	0x4002 0C00 - 0x4002 0FFF	Reserved
		0x5002 0800 - 0x5002 0BFF	0x4002 0800 - 0x4002 0BFF	GPIOC
		0x5002 0400 - 0x5002 07FF	0x4002 0400 - 0x4002 07FF	GPIOB
		0x5002 0000 - 0x5002 03FF	0x4002 0000 - 0x4002 03FF	GPIOA
APB1		0x5001 8800 - 0x5001 FFFF	0x4001 8800 - 0x4001 FFFF	Reserved
		0x5001 8400 - 0x5001 87FF	0x4001 8400 - 0x4001 87FF	TIMER16
		0x5001 8000 - 0x5001 83FF	0x4001 8000 - 0x4001 83FF	TIMER15
		0x5001 7C00 - 0x5001 7FFF	0x4001 7C00 - 0x4001 7FFF	Reserved
		0x5001 7800 - 0x5001 7BFF	0x4001 7800 - 0x4001 7BFF	Wi-Fi_RF
		0x5001 6800 - 0x5001 77FF	0x4001 6800 - 0x4001 77FF	Reserved
		0x5001 6000 - 0x5001 67FF	0x4001 6000 - 0x4001 67FF	HPDF
		0x5001 5800 - 0x5001 5FFF	0x4001 5800 - 0x4001 5FFF	Reserved
		0x5001 5400 - 0x5001 57FF	0x4001 5400 - 0x4001 57FF	Reserved
		0x5001 4C00 - 0x5001 53FF	0x4001 4C00 - 0x4001 53FF	Reserved
		0x5001 4800 - 0x5001 4BFF	0x4001 4800 - 0x4001 4BFF	Reserved
		0x5001 4400 - 0x5001 47FF	0x4001 4400 - 0x4001 47FF	Reserved
		0x5001 4000 - 0x5001 43FF	0x4001 4000 - 0x4001 43FF	Reserved
		0x5001 3C00 - 0x5001 3FFF	0x4001 3C00 - 0x4001 3FFF	EXTI
		0x5001 3800 - 0x5001 3BFF	0x4001 3800 - 0x4001 3BFF	SYSCFG
		0x5001 3400 - 0x5001 37FF	0x4001 3400 - 0x4001 37FF	Reserved
		0x5001 3000 - 0x5001 33FF	0x4001 3000 - 0x4001 33FF	SPI0
		0x5001 2C00 - 0x5001 2FFF	0x4001 2C00 - 0x4001 2FFF	SDIO
		0x5001 2400 - 0x5001 2BFF	0x4001 2400 - 0x4001 2BFF	Reserved

Pre-defined Regions	Bus	Secure boundary address	Non-Secure boundary address	Peripherals
APB1	APB1	0x5001 2000 - 0x5001 23FF	0x4001 2000 - 0x4001 23FF	ADC
		0x5001 1400 - 0x5001 1FFF	0x4001 1400 - 0x4001 1FFF	Reserved
		0x5001 1000 - 0x5001 13FF	0x4001 1000 - 0x4001 13FF	USART2
		0x5001 0800 - 0x5001 0FFF	0x4001 0800 - 0x4001 0FFF	Reserved
		0x5001 0400 - 0x5001 07FF	0x4001 0400 - 0x4001 07FF	Reserved
		0x5001 0000 - 0x5001 03FF	0x4001 0000 - 0x4001 03FF	TIMER0
		0x5000 7400 - 0x5000 FFFF	0x4000 D000 - 0x4000 FFFF	Reserved
		0x5000 CC00 - 0x5000 CFFF	0x4000 CC00 - 0x4000 CFFF	Reserved
		0x5000 7400 - 0x5000 CBFF	0x4000 7400 - 0x4000 CBFF	Reserved
		0x5000 7000 - 0x5000 73FF	0x4000 7000 - 0x4000 73FF	PMU
		0x5000 6C00 - 0x5000 6FFF	0x4000 6C00 - 0x4000 6FFF	Reserved
		0x5000 5C00 - 0x5000 6BFF	0x4000 5C00 - 0x4000 6BFF	Reserved
		0x5000 5800 - 0x5000 5BFF	0x4000 5800 - 0x4000 5BFF	I2C1
		0x5000 5400 - 0x5000 57FF	0x4000 5400 - 0x4000 57FF	I2C0
		0x5000 4C00 - 0x5000 53FF	0x4000 4C00 - 0x4000 53FF	Reserved
		0x5000 4800 - 0x5000 4BFF	0x4000 4800 - 0x4000 4BFF	USART0
		0x5000 4400 - 0x5000 47FF	0x4000 4400 - 0x4000 47FF	USART1
		0x5000 4000 - 0x5000 43FF	0x4000 4000 - 0x4000 43FF	Reserved
		0x5000 3C00 - 0x5000 3FFF	0x4000 3C00 - 0x4000 3FFF	Reserved
		0x5000 3800 - 0x5000 3BFF	0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x5000 3400 - 0x5000 37FF	0x4000 3400 - 0x4000 37FF	I2S1_add
		0x5000 3000 - 0x5000 33FF	0x4000 3000 - 0x4000 33FF	FWDGT
		0x5000 2C00 - 0x5000 2FFF	0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x5000 2800 - 0x5000 2BFF	0x4000 2800 - 0x4000 2BFF	RTC
		0x5000 2400 - 0x5000 27FF	0x4000 2400 - 0x4000 27FF	Reserved
		0x5000 2000 - 0x5000 23FF	0x4000 2000 - 0x4000 23FF	Reserved
		0x5000 1C00 - 0x5000 1FFF	0x4000 1C00 - 0x4000 1FFF	Reserved
		0x5000 1800 - 0x5000 1BFF	0x4000 1800 - 0x4000 1BFF	Reserved
		0x5000 1400 - 0x5000 17FF	0x4000 1400 - 0x4000 17FF	Reserved
		0x5000 1000 - 0x5000 13FF	0x4000 1000 - 0x4000 13FF	TIMER5
		0x5000 0C00 - 0x5000 0FFF	0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x5000 0800 - 0x5000 0BFF	0x4000 0800 - 0x4000 0BFF	TIMER3
		0x5000 0400 - 0x5000 07FF	0x4000 0400 - 0x4000 07FF	TIMER2
		0x5000 0000 - 0x5000 03FF	0x4000 0000 - 0x4000 03FF	TIMER1
SRAM	AHB	0x3007 0000 - 0x3FFF FFFF	0x2007 0000 - 0x2FFF FFFF	Reserved
		0x3004 0000 - 0x2006 FFFF	0x2004 0000 - 0x2006 FFFF	SRAM3 (192KB)
		0x3002 0000 - 0x3003 FFFF	0x2002 0000 - 0x2003 FFFF	SRAM2 (128KB)
		0x3001 0000 - 0x3001 FFFF	0x2001 0000 - 0x2001 FFFF	SRAM1 (64KB)
		0x3000 0000 - 0x3000 FFFF	0x2000 0000 - 0x2000 FFFF	SRAM0 (64KB)
Code	AHB	-	0x1000 0000 - 0x1FFF FFFF	External memories remap

Pre-defined Regions	Bus	Secure boundary address	Non-Secure boundary address	Peripherals
		-	0x0BFF 8000 - 0x0BFF FFFF	Reserved
		0x0FF8 8000 - 0x0FFF FFFF	0x0BF8 0000 - 0x0BFF 7FFF	Reserved
		0x0FF8 4000 - 0x0FF8 7FFF	-	ROM(16KB)
		0x0FF8 0000 - 0x0FF8 3FFF	-	GSSA(16KB)
		0x0FF4 E000 - 0x0FF7 FFFF	0x0BF4 E000 - 0x0BF7 FFFF	ROM(200KB)
		-	0x0BF4 6000 - 0x0BF4 CFFF	Reserved
		-	0x0BF4 0000 - 0x0BF4 5FFF	ROM(24KB)
		0x0E07 0000 - 0x0FF4 DFFF	0x0A07 0000 - 0x0BF3 FFFF	Reserved
		0x0E04 0000 - 0x0E06 FFFF	0x0A04 0000 - 0x0A06 FFFF	SRAM3 (192KB)
		0x0E02 0000 - 0x0E03 FFFF	0x0A02 0000 - 0x0A03 FFFF	SRAM2 (128KB)
		0x0E01 0000 - 0x0E01 FFFF	0x0A01 0000 - 0x0A01 FFFF	SRAM1 (64KB)
		0x0E00 0000 - 0x0E00 FFFF	0x0A00 0000 - 0x0A00 FFFF	SRAM0 (64KB)
		0x0C20 0000 - 0x0DFF FFFF	0x0820 0000 - 0x09FF FFFF	Reserved
		0x0C00 0000 - 0x0C1F FFFF	0x0800 0000 - 0x081F FFFF	Flash memory
		-	0x0000 0000 - 0x07FF FFFF	External memories remap

2.5. Clock tree

Figure 2-4. GD32W515xx clock tree



Legend:

HXTAL: High speed crystal oscillator

LXTAL: Low speed crystal oscillator

IRC16M: Internal 16M RC oscillator

IRC32K: Internal 32K RC oscillator

2.6. Pin definitions

2.6.1. GD32W515Px QFN56 pin definitions

Table 2-3. GD32W515Px QFN56 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB7	1	IO	5VT	Default: PB7 Alternate: I2S1_WS, SPI1_NSS, EVENTOUT, TRACED1, TIMER3_CH1, I2C0_SDA, USART0_RX, DCI_VSYNC
PB8	2	IO	5VT	Default: PB8 Alternate: SPI1_SCK, I2S1_CK, EVENTOUT, TRACED2, TIMER3_CH2, SDIO_D4, DCI_D6
PB9	3	IO	5VT	Default: PB9 Alternate: I2S1_SD, SPI1_MOSI, EVENTOUT, TRACED3, TIMER1_CH1, TIMER3_CH3, SDIO_D5, DCI_D7
PC8-BOOT0	4	IO	5VT	Default: PC8 Alternate: I2C0_SDA, USART0_TX, I2C1_SDA, EVENTOUT, TIMER2_CH2, SDIO_D0, DCI_D2 Additional: BOOT0
PA15-WKUP1	5	IO	5VT	Default: JTDI, PA15 Alternate: I2C0_SCL, USART0_RX, I2C1_SCL, EVENTOUT, SPI0_NSS Additional: WKUP1
PA13	6	IO	5VT	Default: JTMS, SWDIO, PA13 Alternate: USART0_CTS, USART1_CTS, I2C0_SMBA, EVENTOUT, TSITG
PA14	7	IO	5VT	Default: JTCK, SWCLK, PA14 Alternate: USART0_RTS, USART1_RTS, I2C1_SMBA, EVENTOUT Additional: BOOT1
PC14-OSC32IN	8	IO	5VT	Default: PC14 Alternate: USART0_CK, USART1_CK, EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	9	IO	5VT	Default: PC15 Alternate: IFRP_OUT, EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS, OSC32OUT
VBAT	10	P		Default: VBAT
AVDD33_ANA	11	P		Default: AVDD33_ANA

Pin Name	Pins	Pin Type⁽¹⁾	I/O Level⁽²⁾	Functions description
RF	12	A/VO		Default: RF
NC	13			-
NC	14			-
PU	15	I		Default: PU
NRST	16	VO		Default: NRST
AVDD33_PA	17	P		Default: AVDD33_PA
AVDD33_CL_K	18	P		Default: AVDD33_CLK
XTAL1	19	AI		Default: XTAL1
XTAL2	20	AO		Default: XTAL2
VDDA	21	P		Default: VDDA
PA0	22	VO	5VT	Default: PA0 Alternate: USART0_TX, TSI_G0_IO0, USART1_CTS, EVENTOUT, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0 Additional: ADC_IN0
PA1	23	VO	5VT	Default: PA1 Alternate: USART0_RX, TSI_G0_IO1, USART1_RTS, EVENTOUT, TIMER1_CH1, TIMER4_CH1 Additional: ADC_IN1
PA2-WKUP0	24	VO	5VT	Default: PA2 Alternate: USART0_CK, TSI_G0_IO2, TIMER0_CH0, EVENTOUT, TIMER1_CH2, TIMER4_CH2, I2S1_CKIN, USART1_TX, HPDF_AUDIO Additional: ADC_IN2, WKUP0, RTC_TAMP1
PA3	25	VO	5VT	Default: PA3 Alternate: USART1_CK, TSI_G0_IO3, TIMER0_CH0_ON, HPDF_DATAIN1, EVENTOUT, TIMER1_CH3, TIMER4_CH3, I2S1_MCK, USART1_RX, RTC_OUT Additional: ADC_IN3
PC0	26	VO	5VT	Default: PC0 Alternate: USART1_TX, TIMER0_CH3, I2C0_SMBA, HPDF_CKIN0, EVENTOUT, DCI_D4 Additional: ADC_IN4
PC1	27	VO	5VT	Default: PC1 Alternate: I2S1_SD, USART1_RX, DCI_HSY NC, TIMER0_BRKIN, I2C1_SMBA, HPDF_CKIN1, EVENTOUT, SPI1_MOSI, DCI_D8 Additional: ADC_IN5
PC2	28	VO	5VT	Default: PC2 Alternate: HPDF_CKOUT, I2C1_SDA, I2C0_SCL,

Pin Name	Pins	Pin Type⁽¹⁾	I/O Level⁽²⁾	Functions description
				TIMER4_CH0, TIMER0_CH0, DCI_VSYNC, TIMER0_ETI, EVENTOUT, SPI1_MISO, I2S1_ADD_SD, DCI_D9 Additional: ADC_IN6
PC3	29	VO	5VT	Default: PC3 Alternate: I2S1_SD, HPDF_DATAIN0, I2C1_SCL, I2C0_SDA, TIMER4_CH1, TIMER0_CH0_ON, DCI_PIXCLK, TIMER1_CH0, TIMER1_ETI, EVENTOUT, SPI1_MOSI, DCI_D11 Additional: ADC_IN7
PA4	30	VO	5VT	Default: PA4 Alternate: I2S1_ADD_SD, SPI1_MOSI, I2S1_SD, SPI0_MOSI, QSPI_SCK, TIMER4_CH2, DCI_HSYNC, USART1_TX, TIMER0_CH1, EVENTOUT, SPI0_NSS, USART1_CK Additional: ADC_IN8
PA5	31	VO	5VT	Default: PA5 Alternate: I2S1_MCK, SPI0_MISO, QSPI_CSN, TIMER4_CH3, DCI_VSYNC, USART1_RX, TIMER0_CH1_ON, EVENTOUT, SPI0_SCK
PA6	32	VO	5VT	Default: PA6 Alternate: I2S1_CKIN, SPI0_SCK, QSPI_IO0, TIMER2_CH0, DCI_PIXCLK, USART2_TX, TIMER0_CH1, TIMER1_CH1, EVENTOUT, SPI0_MISO, I2S1_MCK, SDIO_CMD, HPDF_AUDIO
PA7	33	VO	5VT	Default: PA7 Alternate: SPI1_NSS, I2S1_WS, SPI0_NSS, QSPI_IO1, TIMER2_CH1, DCI_D7, USART2_RX, TIMER0_CH1_ON, TIMER1_CH2, EVENTOUT, TIMER0_CH0_ON, SPI0_MOSI
PC4	34	VO	5VT	Default: PC4 Alternate: I2S1_ADD_SD, SPI0_IO2, QSPI_IO2, TIMER2_CH2, DCI_D6, EVENTOUT, SQPI_CLK, DCI_D12
PC5	35	VO	5VT	Default: PC5 Alternate: CK_OUT1, SPI0_IO3, QSPI_IO3, TIMER2_CH3, TIMER2_CH0, DCI_D5, DCI_D7, EVENTOUT, USART2_RX, SQPI_CSN, DCI_D13
PB0	36	VO	5VT	Default: PB0 Alternate: TSL_G1_IO0, TIMER3_CH0, TIMER2_CH1, DCI_D4, DCI_D6, EVENTOUT, TIMER0_CH1_ON,

Pin Name	Pins	Pin Type⁽¹⁾	I/O Level⁽²⁾	Functions description
				SDIO_D1
PB1	37	VO	5VT	Default: PB1 Alternate: TSI_G1_IO1, TIMER3_CH1, TIMER2_CH2, DCI_D3, DCI_D5, EVENTOUT, TIMER0_CH2_ON, SDIO_D2
PB2-WKUP2	38	VO	5VT	Default: PB2 Alternate: TSI_G1_IO2, TIMER3_CH2, TIMER2_CH3, DCI_D2, DCI_D4, EVENTOUT, TIMER1_CH3, SDIO_CK Additional: WKUP2
PB10	39	VO	5VT	Default: PB10 Alternate: TSI_G1_IO3, TIMER3_CH3, TIMER0_CH1, DCI_D1, DCI_D3, IFRP_OUT, EVENTOUT, TIMER1_CH2, TIMER3_ETI, USART2_TX, SDIO_D7
PB11	40	VO	5VT	Default: PB11 Alternate: USBFS_ID, TSI_G2_IO0, TIMER0_CH1_ON, DCI_D0, DCI_D2, EVENTOUT, I2S1_CKIN, USART2_RX, SDIO_D6
PB12	41	VO	5VT	Default: PB12 Alternate: I2S1_WS, USBFS_DP, TSI_G2_IO1, DCI_D1, TIMER0_CH3, EVENTOUT, TIMER0_BRKIN, SPI1_NSS, USART2_CK
PB13	42	VO	5VT	Default: PB13 Alternate: USBFS_DM, TSI_G2_IO2, DCI_D0, EVENTOUT, TIMER15_CH0, TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, USART2_CTS
PB14	43	VO	5VT	Default: PB14 Alternate: TSI_G2_IO3, EVENTOUT, TIMER15_BRKIN, TIMER0_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS Additional: USBFS_VBUS
VDD	44	P		Default: VDD
PB15	45	VO	5VT	Default: PB15 Alternate: I2S1_SD, USART1_TX, USART0_TX, I2C0_SCL, I2C1_SCL, IFRP_OUT, EVENTOUT, RTC_REFIN, TIMER0_CH2_ON, SPI1_MOSI
PA8	46	VO	5VT	Default: PA8 Alternate: CK_OUT0, USART1_RX, USART0_RX, I2C0_SDA, I2C1_SDA, EVENTOUT, TIMER15_CH0, TIMER0_CH0, USART0_CK, USBFS_SOF, SDIO_D1, RTC_OUT
PA9	47	VO	5VT	Default: PA9 Alternate: SPI0_MOSI, SDIO_CMD, SQPI_CLK,

Pin Name	Pins	Pin Type⁽¹⁾	I/O Level⁽²⁾	Functions description
				QSPI_SCK, EVENTOUT, TIMER15_CH0_ON, TIMER0_CH1, SPI1_SCK, I2S1_CK, USART0_TX, SDIO_D2, DCI_D0
PA10	48	VO	5VT	Default: PA10 Alternate: SPI0_MISO, SDIO_D0, SQPI_CSN, QSPI_CSN, EVENTOUT, TIMER16_CH0, TIMER0_CH2, DCI_D1
PA11	49	VO	5VT	Default: PA11 Alternate: SPI0_SCK, SDIO_CK, SQPI_D0, QSPI_IO0, EVENTOUT, TIMER16_BRKIN, TIMER0_CH3, DCI_D2
PA12-WKUP3	50	VO	5VT	Default: PA12 Alternate: SPI0_NSS, SDIO_D1, SQPI_D1, QSPI_IO1, EVENTOUT, TIMER16_CH0_ON, TIMER0_ETI, USART0_RTS, DCI_D3 Additional: WKUP3
PB3	51	VO	5VT	Default: JTDO, TRACESWO, PB3 Alternate: USART2_CTS, SPI0_IO2, SDIO_D2, SQPI_D2, QSPI_IO2, EVENTOUT, TIMER15_BRKIN, TIMER1_CH1, SPI0_SCK, USART0_RX
PB4	52	VO	5VT	Default: NJTRST, PB4 Alternate: USART2_RTS, SPI0_IO3, SDIO_D3, SQPI_D3, QSPI_IO3, TIMER1_CH0, TIMER1_ETI, EVENTOUT, SPI0_MISO
PC6	53	VO	5VT	Default: PC6 Alternate: USART2_TX, TIMER1_CH1, TIMER0_CH1, TIMER0_BRKIN, TRACECK, TIMER16_BRKIN, TIMER2_CH0, I2S1_MCK, SDIO_D6, DCI_D0
PC7	54	VO	5VT	Default: PC7 Alternate: USART2_RX, TIMER1_CH2, TIMER0_CH1_ON, TIMER0_ETI, TIMER16_CH0, TIMER2_CH1, SPI1_SCK, I2S1_CK, SDIO_D7, DCI_D1
PB5	55	VO	5VT	Default: PB5 Alternate: USART2_CK, TIMER1_CH3, IFRP_OUT, EVENTOUT, TSITG, SPI0_MOSI, DCI_D10
PB6	56	VO	5VT	Default: PB6 Alternate: SPI1_MISO, EVENTOUT, TRACED0, DCI_D5

Note:

(1) Type: I = input, O = output, A = analog, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

2.6.2. GD32W515Tx QFN36 pin definitions

Table 2-4. GD32W515Tx QFN36 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PC8-BOOT0	1	I/O	5VT	Default: PC8 Alternate: I2C0_SDA, USART0_TX, I2C1_SDA, EVENTOUT, TIMER2_CH2, SDIO_D0 Additional: BOOT0
PA15-WKUP1	2	I/O	5VT	Default: JTDI, PA15 Alternate: I2C0_SCL, USART0_RX, I2C1_SCL, EVENTOUT, SPI0_NSS Additional: WKUP1
PA13	3	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: USART0_CTS, USART1_CTS, I2C0_SMBA, EVENTOUT, TSITG
PA14	4	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: USART0_RTS, USART1_RTS, I2C1_SMBA, EVENTOUT Additional: BOOT1
PC14-OSC32IN	5	I/O	5VT	Default: PC14 Alternate: USART0_CK, USART1_CK, EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	6	I/O	5VT	Default: PC15 Alternate: IFRP_OUT, EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS, OSC32OUT
AVDD33_ANA	7	P		Default: AVDD33_ANA
RF	8	AI/AO		Default: RF
NC	9			-
PU	10	I		Default: PU
NRST	11	I/O		Default: NRST
AVDD33_PA	12	P		Default: AVDD33_PA
AVDD33_CLK	13	P		Default: AVDD33_CLK
XTAL1	14	AI		Default: XTAL1
XTAL2	15	AO		Default: XTAL2
VDDA	16	P		Default: VDDA
PA0	17	I/O	5VT	Default: PA0 Alternate: USART0_TX, TSI_G0_IO0, USART1_CTS, EVENTOUT, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0

Pin Name	Pins	Pin Type⁽¹⁾	I/O Level⁽²⁾	Functions description
				Additional: ADC_IN0
PA1	18	I/O	5VT	Default: PA1 Alternate: USART0_RX, TSI_G0_IO1, USART1_RTS, EVENTOUT, TIMER1_CH1, TIMER4_CH1 Additional: ADC_IN1
PA2-WKUP0	19	I/O	5VT	Default: PA2 Alternate: USART0_CK, TSI_G0_IO2, TIMER0_CH0, EVENTOUT, TIMER1_CH2, TIMER4_CH2, I2S1_CKIN, USART1_TX Additional: ADC_IN2, WKUP0, RTC_TAMP1
PA3	20	I/O	5VT	Default: PA3 Alternate: USART1_CK, TSI_G0_IO3, TIMER0_CH0_ON, EVENTOUT, TIMER1_CH3, TIMER4_CH3, I2S1_MCK, USART1_RX, RTC_OUT Additional: ADC_IN3
PA4	21	I/O	5VT	Default: PA4 Alternate: I2S1_ADD_SD, SPI1_MOSI, I2S1_SD, SPI0_MOSI, QSPI_SCK, TIMER4_CH2, USART1_TX, TIMER0_CH1, EVENTOUT, SPI0_NSS, USART1_CK Additional: ADC_IN8
PA5	22	I/O	5VT	Default: PA5 Alternate: I2S1_MCK, SPI0_MISO, QSPI_CSN, TIMER4_CH3, USART1_RX, TIMER0_CH1_ON, EVENTOUT, SPI0_SCK
PA6	23	I/O	5VT	Default: PA6 Alternate: I2S1_CKIN, SPI0_SCK, QSPI_IO0, TIMER2_CH0, USART2_TX, TIMER0_CH1, TIMER1_CH1, EVENTOUT, SPI0_MISO, I2S1_MCK, SDIO_CMD
PA7	24	I/O	5VT	Default: PA7 Alternate: SPI1_NSS, I2S1_WS, SPI0_NSS, QSPI_IO1, TIMER2_CH1, USART2_RX, TIMER0_CH1_ON, TIMER1_CH2, EVENTOUT, TIMER0_CH0_ON, SPI0_MOSI
PB11	25	I/O	5VT	Default: PB11 Alternate: USBFS_ID, TSI_G2_IO0, TIMER0_CH1_ON, EVENTOUT, I2S1_CKIN, USART2_RX, SDIO_D6
PB12	26	I/O	5VT	Default: PB12 Alternate: I2S1_WS, USBFS_DP, TSI_G2_IO1, TIMER0_CH3, EVENTOUT, TIMER0_BRKIN, SPI1_NSS, USART2_CK
PB13	27	I/O	5VT	Default: PB13 Alternate: USBFS_DM, TSI_G2_IO2, EVENTOUT,

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER15_CH0, TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, USART2_CTS
VDD	28	P		Default: VDD
PB15	29	I/O	5VT	Default: PB15 Alternate: I2S1_SD, USART1_TX, USART0_TX, I2C0_SCL, I2C1_SCL, IFRP_OUT, EVENTOUT, RTC_REFIN, TIMER0_CH2_ON, SPI1_MOSI
PA8	30	I/O	5VT	Default: PA8 Alternate: CK_OUT0, USART1_RX, USART0_RX, I2C0_SDA, I2C1_SDA, EVENTOUT, TIMER15_CH0, TIMER0_CH0, USART0_CK, USBFS_SOF, SDIO_D1, RTC_OUT
PA9	31	I/O	5VT	Default: PA9 Alternate: SPI0_MOSI, SDIO_CMD, SQPI_CLK, QSPI_SCK, EVENTOUT, TIMER15_CH0_ON, TIMER0_CH1, SPI1_SCK, I2S1_CK, USART0_TX, SDIO_D2
PA10	32	I/O	5VT	Default: PA10 Alternate: SPI0_MISO, SDIO_D0, SQPI_CSN, QSPI_CSN, EVENTOUT, TIMER16_CH0, TIMER0_CH2
PA11	33	I/O	5VT	Default: PA11 Alternate: SPI0_SCK, SDIO_CK, SQPI_D0, QSPI_IO0, EVENTOUT, TIMER16_BRKIN, TIMER0_CH3
PA12-WKUP3	34	I/O	5VT	Default: PA12 Alternate: SPI0_NSS, SDIO_D1, SQPI_D1, QSPI_IO1, EVENTOUT, TIMER16_CH0_ON, TIMER0_ETI, USART0_RTS Additional: WKUP3
PB3	35	I/O	5VT	Default: JTDO, TRACESWO, PB3 Alternate: USART2_CTS, SPI0_IO2, SDIO_D2, SQPI_D2, QSPI_IO2, EVENTOUT, TIMER15_BRKIN, TIMER1_CH1, SPI0_SCK, USART0_RX
PB4	36	I/O	5VT	Default: NJTRST, PB4 Alternate: USART2_RTS, SPI0_IO3, SDIO_D3, SQPI_D3, QSPI_IO3, TIMER1_CH0, TIMER1_ETI, EVENTOUT, SPI0_MISO

Note:

(1) Type: I = input, O = output, A = analog, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

2.6.3. GD32W515xx pin alternate functions

Table 2-5. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0	USRAT0_TX	TIME_R1_C_H0/TIMER1_ETI	TIME_R4_C_H0		TSI_G0_IO0			USRAT1_CTS								EVEN TOUT
PA1	USRAT0_RX	TIME_R1_C_H1	TIME_R4_C_H1		TSI_G0_IO1			USRAT1 RTS								EVEN TOUT
PA2	USRAT0_C_K	TIME_R1_C_H2	TIME_R4_C_H2		TSI_G0_IO2	I2S1_CKIN	TIME_R0_C_H0	USRAT1_TX							HPDF_AUDIO ⁽¹⁾	EVEN TOUT
PA3	USRAT1_C_K	TIME_R1_C_H3	TIME_R4_C_H3		TSI_G0_IO3	I2S1_MCK		USRAT1_RX	TIME_R0_C_H0_O_N	RTC_OUT					HPDF_DATAIN1 ⁽¹⁾	EVEN TOUT
PA4	USRAT1_TX	I2S1_ADD_SD	SPI0_MOSI	QSPI_SCK	TIME_R4_C_H2	SPI0_NSS	SPI1_MOSI/I2S1_SD	USRAT1_C_K	TIME_R0_C_H1						DCI_H_SYNC ⁽¹⁾	EVEN TOUT
PA5	USRAT1_RX		I2S1_MCK	QSPI_CSN	SPI0_MISO	SPI0_SCK		TIME_R4_C_H3	TIME_R0_C_H1_O_N						DCI_V_SYNC ⁽¹⁾	EVEN TOUT
PA6		TIME_R2_C_H0	QSPI_IO0	I2S1_CKIN	SPI0_MISO	I2S1_MCK	SPI0_SCK	TIME_R0_C_H1	TIME_R1_C_H1	USRAT2_TX			SDIO_CMD	DCI_PIXCLK ⁽¹⁾	HPDF_AUDIO ⁽¹⁾	EVEN TOUT
PA7	SPI1_NSS/I2S1_WS	TIME_R0_C_H0_O_N	TIME_R2_C_H1	QSPI_IO1	SPI0_NSS	SPI0_MOSI	TIME_R0_C_H1_O_N	DCI_D7 ⁽¹⁾	USRAT2_RX	TIME_R1_C_H2						EVEN TOUT
PA8	CK_O_UT0	TIME_R0_C_H0	USRAT0_RX	USRAT1_RX		I2C0_SDA	I2C1_SDA	USRAT0_C_K	TIME_R15_CH0	RTC_OUT	USBF_S_SO_F		SDIO_D1			EVEN TOUT
PA9	SPI0_MOSI	TIME_R0_C_H1	SDIO_CMD	SQPI_CLK	QSPI_SCK	SPI1_SCK/I2S1_C_K		USRAT0_TX	TIME_R15_CH0_ON				SDIO_D2	DCI_D0 ⁽¹⁾		EVEN TOUT
PA10	SPI0_MISO	TIME_R0_C_H2	SDIO_D0	SQPI_CSN	QSPI_CSN			TIME_R16_CH0						DCI_D1 ⁽¹⁾		EVEN TOUT
PA11	SPI0_SCK	TIME_R0_C_H3	SDIO_CK	SQPI_D0	QSPI_IO0			TIME_R16_BRKIN						DCI_D2 ⁽¹⁾		EVEN TOUT
PA12		TIME_R0_ETI			QSPI_IO1		SPI0_NSS	USRAT0_RTS	SQPI_D1		TIME_R16_CH0_ON		SDIO_D1	DCI_D3 ⁽¹⁾		EVEN TOUT
PA13	JTMS/SWDIO			TSITG	I2C0_SMBA			USRAT0_CTS	USRAT1_CTS							EVEN TOUT
PA14	JTCK/SWCLK				I2C1_SMBA			USRAT0_RTS	USRAT1_RTS							EVEN TOUT
PA15	JTDI				I2C0_SCL	SPI0_NSS	I2C1_SCL	USRAT0_RX								EVEN TOUT

Table 2-6. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0		TIME R0_C H1_O N ⁽¹⁾	TIME R2_C H1 ⁽¹⁾	TIME R3_C H0 ⁽¹⁾	TSI_G 1_IO0 ⁽¹⁾								SDIO_D1 ⁽¹⁾	DCI_D 4 ⁽¹⁾	DCI_D 6 ⁽¹⁾	EVEN TOUT ⁽¹⁾
PB1		TIME R0_C H2_O N ⁽¹⁾	TIME R3_C H1 ⁽¹⁾	TIME R2_C H2 ⁽¹⁾	TSI_G 1_IO1 ⁽¹⁾								SDIO_D2 ⁽¹⁾	DCI_D 3 ⁽¹⁾	DCI_D 5 ⁽¹⁾	EVEN TOUT ⁽¹⁾
PB2		TIME R1_C H3 ⁽¹⁾	TIME R3_C H2 ⁽¹⁾	TIME R2_C H3 ⁽¹⁾	TSI_G 1_IO2 ⁽¹⁾								SDIO_ CK ⁽¹⁾	DCI_D 2 ⁽¹⁾	DCI_D 4 ⁽¹⁾	EVEN TOUT ⁽¹⁾
PB3	JTDO/ TRAC ESWO	TIME R1_C H1		QSPI_ IO2		SPI0_ SCK	SPI0_I O2	USRAT0_RX	SQPI_D2		USRAT2_CS	TIME R15_B RKIN	SDIO_D2			EVEN TOUT
PB4	NJTR ST	TIME R1_C H0/TI MER1 _ETI		QSPI_ IO3		SPI0_ MISO	SPI0_I O3	USRAT2_RT_S	SQPI_D3				SDIO_D3			EVEN TOUT
PB5	IFRP_ OUT ⁽¹⁾	TIME R1_C H3 ⁽¹⁾			TSITG ⁽¹⁾	SPI0_ MOSI ⁽¹⁾		USRAT2_C K ⁽¹⁾					DCI_D 10 ⁽¹⁾			EVEN TOUT ⁽¹⁾
PB6	TRAC ED0 ⁽¹⁾					SPI1_ MISO ⁽¹⁾							DCI_D 5 ⁽¹⁾			EVEN TOUT ⁽¹⁾
PB7	TRAC ED1 ⁽¹⁾		TIME R3_C H1 ⁽¹⁾		I2C0_ SDA ⁽¹⁾	SPI1_ NSS ⁽¹⁾ /I2S1_ WS ⁽¹⁾		USRAT0_RX ⁽¹⁾					DCI_V SYNC ⁽¹⁾			EVEN TOUT ⁽¹⁾
PB8	TRAC ED2 ⁽¹⁾		TIME R3_C H2 ⁽¹⁾			SPI1_ SCK ⁽¹⁾ /I2S1_ CK ⁽¹⁾							SDIO_D4 ⁽¹⁾	DCI_D 6 ⁽¹⁾		EVEN TOUT ⁽¹⁾
PB9	TRAC ED3 ⁽¹⁾	TIME R1_C H1 ⁽¹⁾	TIME R3_C H3 ⁽¹⁾			SPI1_ MOSI ⁽¹⁾ /I2S1_ SD ⁽¹⁾							SDIO_D5 ⁽¹⁾	DCI_D 7 ⁽¹⁾		EVEN TOUT ⁽¹⁾
PB10		TIME R1_C H2 ⁽¹⁾	TIME R3_E T1 ⁽¹⁾	TIME R3_C H3 ⁽¹⁾	TSI_G 1_IO3 ⁽¹⁾			USRAT2_TX ⁽¹⁾	TIME R0_C H1 ⁽¹⁾	IFRP_ OUT ⁽¹⁾			SDIO_D7 ⁽¹⁾	DCI_D 1 ⁽¹⁾	DCI_D 3 ⁽¹⁾	EVEN TOUT ⁽¹⁾
PB11			TIME R0_C H1_O N		TSI_G 2_IO0	I2S1_ CKIN		USRAT2_RX			USBF S_ID		SDIO_D6	DCI_D 0 ⁽¹⁾	DCI_D 2 ⁽¹⁾	EVEN TOUT
PB12		TIME R0_B RKIN	TIME R0_C H3		TSI_G 2_IO1	SPI1_ NSS/I 2S1_ WS		USRAT2_C K			USBF S_DP			DCI_D 1 ⁽¹⁾		EVEN TOUT
PB13		TIME R0_C H0_O N			TSI_G 2_IO2	SPI1_ SCK/I 2S1_C K		USRAT2_CT_S	TIME R15_B CH0		USBF S_DM			DCI_D 0 ⁽¹⁾		EVEN TOUT
PB14		TIME R0_C H1_O N ⁽¹⁾			TSI_G 2_IO3 ⁽¹⁾	SPI1_ MISO ⁽¹⁾	I2S1_ ADD_SD ⁽¹⁾	USRAT2_RT_S ⁽¹⁾	TIME R15_B RKIN ⁽¹⁾							EVEN TOUT ⁽¹⁾
PB15	RTC_ REFIN	TIME R0_C H2_O N			I2C0_ SCL	SPI1_ MOSI/ I2S1_ SD	I2C1_ SCL	USRAT1_TX	USRAT0_TX	IFRP_ OUT						EVEN TOUT

Table 2-7. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0	USRAT1_TX ⁽¹⁾		TIME_R0_C_H3 ⁽¹⁾		I2C0_SMBA ⁽¹⁾								DCI_D4 ⁽¹⁾	HPDF_CKIN0 ⁽¹⁾	EVEN_TOUT ⁽¹⁾	
PC1	USRAT1_R_X ⁽¹⁾	TIME_R0_B_RKIN ⁽¹⁾			I2C1_SMBA ⁽¹⁾			SPI1_MOSI ⁽¹⁾ /I2S1_SD ⁽¹⁾				DCI_HSYNC ⁽¹⁾	DCI_D8 ⁽¹⁾	HPDF_CKIN1 ⁽¹⁾	EVEN_TOUT ⁽¹⁾	
PC2	TIME_R0_E_T1 ⁽¹⁾	TIME_R0_C_H0 ⁽¹⁾	TIME_R4_C_H0 ⁽¹⁾		I2C0_SCL ⁽¹⁾	SPI1_MISO ⁽¹⁾	I2S1_ADD_SD ⁽¹⁾			I2C1_SDA ⁽¹⁾		DCI_VSYNC ⁽¹⁾	DCI_D9 ⁽¹⁾	HPDF_CKO_UT ⁽¹⁾	EVEN_TOUT ⁽¹⁾	
PC3		TIME_R1_C_H0 ⁽¹⁾ /IMER1_ETI ⁽¹⁾	TIME_R4_C_H1 ⁽¹⁾		I2C0_SDA ⁽¹⁾	SPI1_MOSI ⁽¹⁾ /I2S1_SD ⁽¹⁾	I2C1_SCL ⁽¹⁾		TIME_R0_C_H0_O_N ⁽¹⁾			DCI_PIXCLK ⁽¹⁾	DCI_D11 ⁽¹⁾	HPDF_DATAINO ⁽¹⁾	EVEN_TOUT ⁽¹⁾	
PC4		I2S1_ADD_SD ⁽¹⁾	TIME_R2_C_H2 ⁽¹⁾	QSPI_IO2 ⁽¹⁾			SPI0_I_O2 ⁽¹⁾		SQPI_CLK ⁽¹⁾			DCI_D6 ⁽¹⁾	DCI_D12 ⁽¹⁾		EVEN_TOUT ⁽¹⁾	
PC5	CK_O_UT1 ⁽¹⁾	TIME_R2_C_H0 ⁽¹⁾	TIME_R2_C_H3 ⁽¹⁾	QSPI_IO3 ⁽¹⁾			SPI0_I_O3 ⁽¹⁾	USRAT2_RX ⁽¹⁾	SQPI_CSN ⁽¹⁾			DCI_D7 ⁽¹⁾	DCI_D13 ⁽¹⁾	DCI_D5 ⁽¹⁾	EVEN_TOUT ⁽¹⁾	
PC6	TRAC_ECK ⁽¹⁾	TIME_R0_B_RKIN ⁽¹⁾	TIME_R2_C_H0 ⁽¹⁾			I2S1_MCK ⁽¹⁾		TIME_R16_B_RKIN ⁽¹⁾	TIME_R0_C_H1 ⁽¹⁾	TIME_R1_C_H1 ⁽¹⁾	USRAT2_TX ⁽¹⁾		SDIO_D6 ⁽¹⁾	DCI_D0 ⁽¹⁾		
PC7	TIME_R0_E_T1 ⁽¹⁾		TIME_R2_C_H1 ⁽¹⁾	TIME_R0_C_H1_O_N ⁽¹⁾		SPI1_SCK ⁽¹⁾ /I2S1_CK ⁽¹⁾		TIME_R16_CH0 ⁽¹⁾	USRAT2_RX ⁽¹⁾	TIME_R1_C_H2 ⁽¹⁾			SDIO_D7 ⁽¹⁾	DCI_D1 ⁽¹⁾		
PC8			TIME_R2_C_H2			I2C0_SDA	I2C1_SDA	USRAT0_TX					SDIO_D0	DCI_D2 ⁽¹⁾		EVEN_TOUT
PC14	USRAT0_C_K	USRAT1_C_K														EVEN_TOUT
PC15	IFRP_OUT															EVEN_TOUT

Note:

(1) Functions are available on GD32W515Px devices only.

3. Functional description

3.1. Arm® Cortex®-M33 core

The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption.

32-bit Arm® Cortex®-M33 processor core

- Up to 180 MHz operation frequency
- Ultra-low power, energy-efficient operation
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M33 processor is based on the ARMv8 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M33:

- Internal Bus Matrix connected with Code bus, System bus, and Private Peripheral Bus (PPB) and debug accesses
- Nested Vectored Interrupt Controller (NVIC)
- Breakpoint Unit (BPU)
- Data Watchpoint and Trace (DWT)
- Instrumentation Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Arm® TrustZone® technology, using the ARMv8-M main extension supporting secure and non-secure states
- Memory Protection Unit (MPU), supporting 8 regions for secure and 8 regions for non-secure.
- Configurable secure attribute unit (SAU) supporting up to 8 memory regions
- Floating Point Unit (FPU)
- DSP Extension (DSP)

3.2. Embedded memory

- Up to 2048 Kbytes of SIP Flash memory
- Up to 32M bytes of EXT Flash memory
- Up to 448 Kbytes of SRAM with hardware parity checking

2048 Kbytes of inner Flash or 32M bytes of EXT Flash memory, and 448 Kbytes of inner SRAM at most is available for storing programs and data. [Table 2-2. GD32W515xx memory map](#) shows the memory map of the GD32W515xx series of devices, including

code, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 16 MHz factory-trimmed RC and external 20 to 52 MHz crystal oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 1.62 to 3.63 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCTL) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 180 MHz/90 MHz/45MHz. See [Figure 2-4. GD32W515xx clock tree](#) for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.54 V and down to 1.50V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 1.62 to 3.63 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} is 0 V.
- V_{DDA} range: 2.5 to 3.63 V, external analog power supplies for ADC, reset blocks, RCs and PLL.
- V_{BAK} range: 1.62 to 3.63 V, power supply for RTC unit, LXTAL oscillator, BPOR, and two pads, including PC14 to PC15 when V_{DD} is not present.

3.4. Boot modes

At startup, a BOOT0 pin, a BOOT1 pin are used to select the boot memory address.

The BOOT0 value may come from the BOOT0 pin or from the value of SWBOOT0 bit in the EFUSE_CTL register to free the GPIO pad if needed.

The BOOT1 value may come from the PA14 pin or from the value of SWBOOT1 bit in the EFUSE_CTL register to free the GPIO pad if needed.

Table 3-1. BOOT0 modes

SWBOOT0	EFBOOT0	BOOT0 PC8 pin	BOOT0
0	-	0	0
0	-	1	1
1	0	-	0
1	1	-	1

Table 3-2. BOOT1 modes

SWBOOT1	EFBOOT1	BOOT1 PA14 pin	BOOT1
0	-	0	0
0	-	1	1
1	0	-	0
1	1	-	1

Refer to [Table 3-3. Boot address modes when TrustZone is disabled \(TZEN=0\)](#) and [Table 3-4. Boot modes when TrustZone is enabled \(TZEN=1\)](#) for boot address when TrustZone is disabled and enabled respectively. When the EFBOOTLK bit in the EFUSE_CTL register is set, the boot memory address selected according to boot1 and boot0.

Table 3-3. Boot address modes when TrustZone is disabled (TZEN=0)

EFBOOTLK	BOOT0	BOOT1	Boot address	Boot area
0	0	-	0x08000000	SIP Flash when cfg_qspi is 0 QSPI Flash when cfg_qspi is 1
0	1	0	0x0BF40000	Bootloader / ROM
0	1	1	0x0A000000	SRAM0
1	0	-	0x08000000	SIP Flash when cfg_qspi is 0 QSPI Flash when cfg_qspi is 1
1	1	-	0x0BF40000	Bootloader / ROM

When TrustZone is enabled by setting the TZEN option bit, the boot space must be in secure area.

Table 3-4. Boot modes when TrustZone is enabled (TZEN=1)

GSSAC MD == 8'hc ⁽¹⁾	EFBOOTLK	BOOT0	BOOT1	EFSB	Boot address	Boot area
0	0	0	-	0	0x0C000000	SPI Flash when cfg_qspi is 0 QSPI Flash when

GSSAC MD == 8'hc ⁽¹⁾	EFBOOTLK	BOOT0	BOOT1	EFSB	Boot address	Boot area
						cfg_qspi is 1
0	0	0	-	1	0X0FF84000	secure boot
0	0	1	0	-	0x0FF80000	GSSA
0	0	1	1	-	0x0E000000	SRAM0
-	1	0	-	0	0x0C000000	SPI Flash when cfg_qspi is 0 QSPI Flash when cfg_qspi is 1
-	1	0	-	1	0X0FF84000	secure boot
-	1	1	-	-	0x0FF80000	GSSA
1	0	-	-	-	0x0FF80000	GSSA

Note: (1) When the GSSACMD bit field is 0x0C, it means 1, otherwise it means 0.

The BOOTx (x=0/1) value (either coming from the pin or the EFBOOTx bit) is latched upon reset release. It is up to the user to set BOOTx values to select the required boot mode. The BOOTx pin or EFBOOTx bit (depending on the EFBOOTLK and SWBOOTx bit value in the EFUSE_CTL register) is also re-sampled when exiting from Standby mode. Consequently, they must be kept in the required Boot mode configuration in Standby mode. After startup delay, the selection of the boot area is done before releasing the processor reset.

The embedded boot loader is located in the System memory, which is used to reprogram the Flash memory. The boot loader can be activated through one of the following serial interfaces: USART0 (PA8, PB15), USART1 (PA2, PA3) and USART1 (PB10, PB11).

3.5. Power saving modes

The MCU supports five kinds of power saving modes to achieve even lower power consumption. They are Sleep, Deep-sleep, Standby, SRAM_sleep and WIFI_sleep mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

- **Sleep mode**

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

- **Deep-sleep mode**

In Deep-sleep mode, all clocks in the 1.2V domain are off, and all of IRC16M, HXTAL and PLLs are disabled. The contents of SRAM0 and registers are preserved. In non-secure mode, any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm non-secure,

LVD output, VLVDF interrupt, WIFI11N wakeup, USBFS wakeup, RTC Tamper and Timestamp non-secure, RTC Wakeup event non-secure, I2C0 wakeup and USART0/USART2 wakeup. In secure mode, any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC Alarm secure, LVD output, VLVDF interrupt, WIFI11N wakeup, USBFS wakeup, RTC Tamper and Timestamp secure, RTC Wakeup event secure, I2C0 wakeup and USART0/USART2 wakeup. When exiting the deep-sleep mode, the IRC16M is selected as the system clock.

- **Standby mode**

In Standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLLs are disabled. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm/time stamp/tamper/auto wakeup events, the FWDGT reset, and the rising edge on WKUP pins.

- **SRAM_sleep mode**

In SRAM_sleep mode, at least one of SRAM1/SRAM2/SRAM3 is power off. When the SRAM enters SRAM_sleep mode, the content of SRAM will lost. SRAM1/SRAM2/SRAM3 can be configured power on or power off when in run/sleep/deep_sleep mode. SRAM1/SRAM2/SRAM3 are power off when in standby mode/BKP_ONLY mode.

- **WIFI_sleep mode**

In WIFI_sleep mode, WIFI_OFF domain power off. When exit from WIFI_sleep mode, Wi-Fi is active mode, all Wi-Fi power on.

3.6. Electronic fuse (EFUSE)

- One-time programmable nonvolatile EFUSE storage cells organized as 256*8 bit.
- All bits in the efuse cannot be rollback from 1 to 0.
- Can only be accessed through corresponding registers.

The Efuse controller has efuse macro that store system parameters. As a non-volatile unit of storage, the bit of efuse macro cannot be restored to 0 once it is programmed to 1. According to the software operation, the Efuse controller can program all the bits in the system parameters.

3.7. Instruction cache (ICACHE)

- Support 32KB cache with 2 ways, 1024 cache lines per way and 16B per cache line.
- Support fetch address without any wait state if cache hit.
- Support two performance counters: 32-bit hit monitor counter and 16-bit miss monitor counter.
- Support TrustZone security and configure registers to be protected at system level.

The instruction cache (ICACHE) is based on C-AHB code bus of Cortex-M33 processor. It is necessary to improve performance in fetching instruction and data from both internal and external memories.

3.8. General-purpose inputs / outputs (GPIOs)

- Up to 43 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 43 general purpose I/O pins (GPIO) in GD32W515xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC8, and PC14 ~ PC15 to implement logic input/output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/Event Controller Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins.

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Most of the GPIO pins are shared with digital or analog alternate functions.

3.9. TrustZone protection controller union (TZPCU)

- TZSPC, TZBMP and TZIAC have independent 32-bit AHB interface.
- For TZSPC, whether non-secure/non-privilege access is supported that is defined by secure/privilege configuration registers.
- For TZBMP and TZIAC, only secure access is supported.
- For securable slave/master peripherals, secure/privilege state is defined in TZSPC registers.
- For off-chip memories, the size of non-secure area is defined in TZSPC registers.
- For on-chip RAM, the secure states of all blocks is defined in TZBMP registers.

This section describes the TrustZone® protection controller union. Three different sub-blocks, TrustZone® security privilege controller (TZSPC), TrustZone® block-based memory protection controller (TZBMP) and TrustZone® illegal access controller (TZIAC), are used to configure system security or privilege in a product with programmable-security and privileged attributes. TZSPC is used to defines the secure/privilege state for securable slave/master peripherals. TrustZone® mark memory protection controller (TZMMPC) do the security checking of off-chip memories based on the size of non-secure area which is defined in TZSPC. For the on-chip RAM, the security checking is done based on block level which is configured by the TZBMP through an AHB interface. TZIAC is used to enable all illegal access events for slave/master peripherals in system. If an interrupt is enabled, a dedicated interrupt signal is asserted and generates a secure

interrupt towards NVIC whenever a security violation is detected. The interrupt is cleared by writing to the appropriate register of TZIAC.

3.10. CRC calculation unit (CRC)

- 32-bit data input and 32-bit data output. Calculation period is 4 AHB clock cycles for 32-bit input data size from data entered to the calculation result available.
- Free 8-bit register is unrelated to calculation and can be used for any other goals by any other peripheral devices.
- Fixed polynomial: 0x4C11DB7

$$X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$$

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. This CRC calculation unit can be used to calculate 32 bit CRC code with fixed polynomial.

3.11. True Random number generator (TRNG)

- About 40 periods of TRNG_CLK are needed between two consecutive random numbers
- Disable TRNG module will significantly reduce the chip power consumption
- 32-bit random value seed is generated from analog noise, so the random number is a true random number.

The true random number generator (TRNG) module can generate a 32-bit random value by using continuous analog noise.

3.12. Direct memory access controller (DMA)

- 8 channels for DMA0 controller and 8 channels for DMA1 controller.
- Peripherals supported: Timers, ADC, SPIs, I2S, QSPI, I2Cs, USARTs, DCI, CAU, HAU, SDIO and HPDF.

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby increasing system performance by off-loading the MCU from copying large amounts of data and avoiding frequent interrupts to serve peripherals needing more data or having available data. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.13. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.5 MSPS
- Hardware oversampling ratio adjustable from 2x to 256x improves resolution to 16-bit
- Input voltage range: 0 to V_{DDA}
- Temperature sensor

A 12-bit 2.5 MSPS multi-channel ADC is integrated in the device. It has a total of 12 multiplexed channels: up to 9 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and one channel for external battery power supply (V_{BAT}) channel. The input voltage range is between 0 and V_{DDA} . An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. The analog watchdog allows the application to detect whether the input voltage goes outside the user-defined higher or lower thresholds. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx, $x=1, 2, 3, 4$) and the advanced timers (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN9 input channel which is used to convert the sensor output voltage in a digital value.

To ensure a high accuracy on ADC, the independent power supply V_{DDA} is implemented to achieve better performance of analog circuits. V_{DDA} can be externally connected to V_{DD} through the external filtering circuit that avoids noise on V_{DDA} , and V_{SSA} should be connected to V_{SS} through the specific circuit independently.

3.14. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer / counter with twenty 32-bit backup registers.
- Calendar with sub-second, second, minute, hour, week day, day, month and year automatically correction.
- Alarm function with wake up from deep-sleep and standby mode capability.
- On-the-fly correction for synchronization with master clock. Digital calibration with 0.95 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for

implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

3.15. Timers and PWM generation

- One 16-bit advanced timer (TIMER0), two 32-bit general timer (TIMER1, TIMER2), up to five 16-bit general timers (TIMER3, TIMER4, TIMER15 ~ TIMER16), and one 16-bit basic timer (TIMER5)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- Two 24-bit SysTick timers down counter, a Non-secure SysTick timer and a Secure SysTick timer
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center- aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 and TIMER2 are based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. TIMER3 and TIMER4 is based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. TIMER15 ~ TIMER16 are based on a 16-bit auto-reload up counter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer TIMER5, is mainly used as a simple 16-bit time base.

The GD32W515xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-stage prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter.

The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.16. Universal synchronous asynchronous receiver transmitter (USART)

- Maximum speed up to 11.25 MBits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface
- Dual clock domain
- Wake up from Deep-sleep mode

The USART (USART0, USART1, USART2) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.17. Inter-integrated circuit (I2C)

- Support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- SMBus 3.0 and PMBus 1.3 compatible
- Wakeup from Deep-sleep mode on I2C0 address match

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100

KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.18. Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 22.5 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad-SPI configuration available in master mode (only in SPI0)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). All SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI0.

3.19. Inter-IC sound (I2S)

- Sampling frequency from 8 KHz to 192 KHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32W515xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1. The audio sampling frequency from 8 KHz to 192 KHz is supported.

3.20. Serial / Quad Parallel Interface (SQPI)

- SQPI controller support configuring output clock frequency which is divided by HCLK.
- SQPI controller support no address phase and data phase operation which is named special command by the controller.
- SQPI controller support 256MB external memory space.
Logic memory address range: 0x6000_0000 - 0x6FFF_FFFF.
- SQPI controller support 6 types mode for different combination of command, address, waitcycle, and data phase.

Serial/Quad Parallel Interface (SQPI) is a controller for external serial/dual/quad parallel interface memory peripheral. For example: SQPI-PSRAM and SQPI-FLASH. With this controller, users can use external SQPI interface memory as SRAM simply.

3.21. Quad-SPI interface (QSPI)

- Four functional modes: indirect(address extend), status-polling, memory-mapped and FMC mode
- Fully programmable command format for both indirect and memory mapped mode
- Integrated FIFO for transmission/reception
- 8, 16, or 32-bit data accesses
- DMA channel for indirect mode
- Support TrustZone architecture to isolate the secure area and non-secure area

The QSPI is a specialized interface that communicate with Flash memories. This interface support single, dual or quad SPI FLASH.

3.22. Secure digital input and output card interface (SDIO)

- Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.23. Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal main PLL for USBCLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator).

3.24. Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported

- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

3.25. Touch sensing interface (TSI)

- 3 fully parallel groups implemented.
- 9 IOs configurable for capacitive sensing Channel Pins and 3 for Sample Pins.
- Configurable transfer sequence frequency.

Touch Sensing Interface (TSI) provides a convenient solution for touch keys, sliders and capacitive proximity sensing applications. The controller builds on charge transfer method. Placing a finger near fringing electric fields adds capacitance to the system and TSI is able to measure this capacitance change using charge transfer method.

3.26. Cryptographic acceleration Unit (CAU)

- Supports DES, TDES or AES (128, 192, or 256) algorithms.
- DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode
- AES supports 128bits-key, 192bits-key or 256 bits-key
- AES supports Electronic codebook (ECB), Cipher block chaining (CBC) mode, Counter mode (CTR) mode, Galois/counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), cipher message authentication code mode (CMAC), Cipher Feedback mode (CFB) and Output Feedback mode (OFB).
- DMA transfer for incoming and outgoing data is supported

The Cryptographic Acceleration Unit supports acceleration of DES, TDES or AES (128, 192, or 256) algorithms. The DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode. The AES supports Electronic codebook (ECB), Cipher block chaining (CBC) mode, Counter mode (CTR) mode, Galois/counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), Cipher Feedback mode (CFB) and Output Feedback mode (OFB).

3.27. Hash acceleration unit (HAU)

- Supports SHA-1, SHA-224 and SHA-256 algorithms, compliant with FIPS PUB 180-

2 (Federal Information Processing Standards Publication 180-2)

- Supports MD5 compliant with IETF RFC 1321 (Internet Engineering Task Force Request For Comments number 1321)
- Supports HMAC (keyed-hash message authentication code) algorithm
- Automatic swapping to comply with the big-endian or little-endian for MD5, SHA-1, SHA-224 and SHA-256 algorithms
- Automatic padding to fit module 512
- Support DMA mode for input data flow

The HAU supports acceleration of SHA-1, SHA-224, SHA-256, MD5 algorithm and the HMAC (keyed-hash message authentication code) algorithm, which calling the SHA-1, SHA-224, SHA-256 or MD5 hash function to calculate key, message, digest three times.

3.28. Public Key Cryptographic Acceleration Unit (PKCAU)

- Support RSA/DH algorithms with up to 3136 bits of operands
- Support ECC algorithm with up to 640 bits of operands
- Embedded RAM of 3584 bytes
- Conversion between the Montgomery domain and the natural domain
- only 32-bit access is supported

Public key encryption is also called asymmetric encryption, asymmetric encryption algorithms use different keys for encryption and decryption. The Public Key Cryptographic Acceleration Unit (PKCAU) can accelerate RSA (Rivest, Shamir and Adleman), Diffie-Hellmann (DH key exchange) and ECC (elliptic curve cryptography) in GF(p) (Galois domain). These operations are performed in the Montgomery domain to improve computational efficiency.

3.29. High-Performance Digital Filter (HPDF)

- Two multiplex digital serial input channels
- Two internal digital parallel input channels
- Up to 24 bit output data resolution
- Flexible conversion configuration function
- Configurable Sinc filter and integrator

A high performance digital filter module (HPDF) for external sigma delta ($\Sigma-\Delta$) modulator is integrated in GD32W515xx. HPDF supports SPI interface and Manchester-coded single-wire interface. The external sigma delta modulator can be connected with MCU by the serial interface, and the serial data stream output by sigma delta modulator can be filtered. In addition, HPDF also supports the parallel data stream input function to filter the data in the internal memory of the MCU.

3.30. Infrared ray port (IFRP)

- The IFRP output signal is decided by TIMER15_CH0 and TIMER16_CH0.
- To get correct infrared ray signal, TIMER15 should generate low frequency modulation envelope signal, and TIMER16 should generate high frequency carrier signal.

Infrared ray port (IFRP) is used to control infrared light LED, and send out infrared data to implement infrared ray remote control.

There is no register in this module, which is controlled by TIMER15 and TIMER16. The IFRP_OUT pin can be configured by GPIO alternate function selected register.

3.31. Wi-Fi

3.31.1. Standards Supported

- 802.11b/g/n(2.4G) compatible
- 802.11e QoS Enhancement (WMM)
- 802.11i (WPA, WPA2). Open, shared key, and pair-wise key authentication services
- Wi-Fi WPS
- Wi-Fi Direct
- Integrated TCP/IP protocol

3.31.2. Wi-Fi MAC

- Transmission and reception of aggregated MPDUs (A-MPDU) for high throughput (HT).
- Support for immediate ACK and Block-ACK policies.
- Support for power management schemes, including WMM power-save, power-save multi-poll (PSMP), and multiphase PSMP operation.
- Interframe space timing support, including RIFS.
- Support for RTS/CTS and CTS-to-self frame sequences for protecting frame exchanges.
- Back-off counters in hardware for supporting multiple priorities as specified in the WMM specification.
- Timing synchronization function (TSF), network allocation vector (NAV) maintenance, and target beacon transmission time (TBTT) generation in hardware.
- Hardware engine for AES-CCMP, legacy WPA TKIP, legacy WEP ciphers, and support for key management.
- Programmable independent basic service set (IBSS) or infrastructure basic service set or Access Point functionality.

3.31.3. Wi-Fi PHY

- Single antenna 1x1 stream in 20MHz and 40MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, 11Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12, 18, 24, 36, 48, 54Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800ns guard interval: 6.5, 13.0, 19.5, 26, 39, 52.0, 58.5, 65.0Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 400ns guard interval: 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65, 72.2Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 40MHz, 800ns guard interval: 13.5, 27, 40.5, 54, 81, 108, 121.5, 135Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 40MHz, 400ns guard interval: 15, 30, 45, 60, 90, 120, 135, 150Mbps
- IEEE 802.11n mixed mode operation
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection
- Digital calibration algorithms to handle CMOS RF chip process, voltage, and temperature (PVT) variations
- Per-packet channel quality and signal-strength measurements
- Compliance with FCC and other worldwide regulatory requirements

3.31.4. Wi-Fi Radio

- Fractional-N for multiple reference clock support
- Integrated PA with power control
- Optimized Tx gain distribution for linearity and noise performance
- Direct conversion architecture
- On-chip gain selectable LNA with optimized noise figure
- High dynamic range AGC
- Frequency Range 2.4G-2.5G

3.32. Debug mode

- Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.33. Package and operation temperature

- QFN56 (GD32W515Px) and QFN36 (GD32W515Tx).
- Operation temperature range: -40°C to +85°C (industrial level).

4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings⁽¹⁾⁽⁴⁾

Symbol	Parameter	Min	Max	Unit
V _{DD}	External voltage range ⁽²⁾	- 0.3	3.63	V
V _{DDA}	External analog supply voltage	- 0.3	3.63	V
V _{BAT}	External battery supply voltage	- 0.3	3.63	V
AVDD33_ANA	Wi-Fi Analog voltage	- 0.3	3.63	V
AVDD33_PA	Wi-Fi PA voltage	- 0.3	3.63	V
AVDD33_CLK	Wi-Fi Clock voltage	- 0.3	3.63	V
V _{IN}	Input voltage on 5V tolerant pin ⁽³⁾	- 0.3	V _{DD} + 3.63	V
	Input voltage on other I/O	- 0.3	3.63	V
ΔV _{DDX}	Variations between different V _{DD} power pins	—	50	mV
I _O	Maximum current for GPIO pin	—	±25	mA
T _A	Operating temperature range	-40	+85	°C
T _{STG}	Storage temperature range	-65	+150	°C
T _J	Maximum junction temperature	—	125	°C

(1) Guaranteed by design, not tested in production.

(2) All main power and ground pins should be connected to an external power source within the allowable range.

(3) V_{IN} maximum value cannot exceed 5.5 V.

(4) It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions


Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ	Max ⁽¹⁾	Unit
V _{DD}	Supply voltage	—	1.62 ⁽³⁾	3.3	3.63	V
		—	2.7	3.3	3.63	
V _{DDA}	Analog supply voltage	—	2.7	3.3	3.63	V
V _{BAT}	Battery supply voltage	—	1.62 ⁽³⁾	3.3	3.63	V
		—	2.7	3.3	3.63	
AVDD33_ANA ⁽²⁾	Wi-Fi Analog voltage	—	3.0	3.3	3.63	V
AVDD33_PA ⁽²⁾	Wi-Fi PA voltage	—	3.0	3.3	3.63	V

AVDD33_CLK ⁽²⁾	Wi-Fi Clock voltage	—	3.0	3.3	3.63	V
---------------------------	---------------------	---	-----	-----	------	---

(1) Based on characterization, not tested in production.

(2) Only for GD32W515P0Q6.

Figure 4-1. Recommended power supply decoupling capacitors⁽¹⁾⁽²⁾



(1) When using precision internal reference voltage, and a bypass capacitor about $0.1 \mu\text{F}$ (or $1 \mu\text{F}$ connected in parallel, which is recommended) to ground is required.

(2) AVDD33 include AVDD33_PA, AVDD33_ANA, AVDD33_CLK.

(3) All decoupling capacitors need to be as close as possible to the pin on the PCB board.

Table 4-3. Clock frequency⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f_{HCLK}	AHB clock frequency	—	—	180	MHz
f_{APB1}	APB1 clock frequency	—	—	45	MHz
f_{APB2}	APB2 clock frequency	—	—	90	MHz

(1) Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up / Power down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{DD} rise time rate	—	—	∞	$\mu\text{s} / \text{V}$
	V_{DD} fall time rate		20	—	

(1) Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Typ	Unit
$t_{start-up}$	Start-up time	Clock source from HXTAL	1415	μs
		Clock source from IRC16M	246	

(1) Based on characterization, not tested in production.

(2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction.

(3) PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Typ	Unit
$t_{Deep-sleep}$	Wakeup from Sleep mode	7.2	μs
	Wakeup from Deep-sleep mode (LDO On)	1.7	
	Wakeup from Deep-sleep mode (LDO in low power mode)	1.7	
	Wakeup from Deep-sleep mode (LDO On and Low driver mode)	62	
	Wakeup from Deep-sleep mode (LDO in low power and Low driver mode)	62	
$t_{Standby}$	Wakeup from Standby mode	261	

(1) Based on characterization, not tested in production.

(2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3$ V, IRC16M = System clock= 16 MHz.

4.3. Power consumption

GD32W515xx is designed with advanced power management technologies and suitable for Internet of Things applications.

Table 4-7. Wi-Fi Power consumption characteristics

Power Mode	MCU State	Wi-Fi State
Active	Active	Active
Wi-Fi Sleep	Active	Power save mode: Wi-Fi wake up periodically to listen beacon frame to stay connected to the AP.
Mild Sleep	Power on, PLL off, Clock gated	Power save mode: Wi-Fi wake up periodically to listen beacon frame to stay connected to the AP.
Hibernation	Mostly power off, only the wake up source is power on	Power off
Shutdown	—	Power off

Table 4-8. Wi-Fi Power consumption characteristics⁽¹⁾⁽²⁾⁽³⁾

Power Mode	Description	Consumption	unit
Active	Wi-Fi Tx 802.11b, CCK 1Mbps, Pout = +18dBm ⁽⁴⁾	338	mA
	Wi-Fi Tx 802.11b, CCK 11Mbps, Pout = +17dBm ⁽⁴⁾	323	mA
	Wi-Fi Tx 802.11g, OFDM 6Mbps, Pout = +18dBm ⁽⁴⁾	327	mA

Power Mode	Description	Consumption	unit
Wi-Fi	Wi-Fi Tx 802.11g, OFDM 54Mbps, Pout = +15dBm ⁽⁴⁾	289	mA
	Wi-Fi Tx 802.11n, HT 20M MCS0, Pout = +16dBm ⁽⁴⁾	297	mA
	Wi-Fi Tx 802.11n, HT 20M MCS7, Pout = +13dBm ⁽⁴⁾	272	mA
	Wi-Fi Tx 802.11n, HT 40M MCS0, Pout = +14dBm ⁽⁴⁾	280	mA
	Wi-Fi Tx 802.11n, HT 40M MCS7, Pout = +12dBm ⁽⁴⁾	267	mA
	Wi-Fi Rx 802.11b, CCK 1Mbps, -90dBm ⁽⁵⁾	101	mA
	Wi-Fi Rx 802.11b, CCK 11Mbps, -80dBm ⁽⁵⁾	102	mA
	Wi-Fi Rx 802.11g, OFDM 6Mbps, -80dBm ⁽⁵⁾	120	mA
	Wi-Fi Rx 802.11g, OFDM 54Mbps, -70dBm ⁽⁵⁾	126	mA
	Wi-Fi Rx 802.11n, HT 20M MCS0, -75dBm ⁽⁵⁾	120	mA
	Wi-Fi Rx 802.11n, HT 20M MCS7, -65dBm ⁽⁵⁾	126	mA
	Wi-Fi Rx 802.11n, HT 40M MCS0, -72dBm ⁽⁵⁾	124	mA
	Wi-Fi Rx 802.11n, HT 40M MCS7, -62dBm ⁽⁵⁾	129	mA
Wi-Fi Sleep	MCU in Run mode ⁽⁶⁾	56.5	mA
Mild Sleep	DTIM=1	1.5	mA
	DTIM=3	0.75	mA
Hibernation	MCU in Standby mode ⁽⁷⁾	5.4	µA
Shutdown	—	—	mA

(1) Below data are measured at antenna port of GD Wi-Fi Demo board.

(2) Unless otherwise specified, all values given for TA condition and test result is mean value.

(3) DC Power = 3.3 V, HXTAL = 40 MHz, System clock = 180 MHz.

(4) Continuous Tx, Duty cycle = 100%.

(5) Rx Packet Length = 1024 Bytes.

(6) $V_{DD} = V_{DDA} = 3.3$ V, HXTAL = 40 MHz, System clock = 180 MHz, all peripherals enabled, except Wi-Fi.

(7) $V_{DD} = V_{DDA} = 3.3$ V, LXTAL off, IRC32K on, RTC on.

Table 4-9. Power consumption characteristics ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾⁽⁶⁾

Symbol	Parameter	Conditions	Min	Typ⁽¹⁾	Max	Unit
I_{DD+DDA}	Supply current (Run mode)	$V_{DD} = V_{DDA} = 3.3$ V, HXTAL = 25 MHz, System clock = 180 MHz, All peripherals enabled	—	56.5	—	mA
		$V_{DD} = V_{DDA} = 3.3$ V, HXTAL = 25 MHz, System clock = 180 MHz, All peripherals disabled	—	29.7	—	mA
		$V_{DD} = V_{DDA} = 3.3$ V, HXTAL = 25 MHz, System clock = 168 MHz, All peripherals enabled	—	52.9	—	mA
		$V_{DD} = V_{DDA} = 3.3$ V, HXTAL = 25 MHz, System clock = 168 MHz, All peripherals	—	27.8	—	mA

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 120 MHz, All peripherals enabled	—	38.4	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 120 MHz, All peripherals disabled	—	20.5	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 108 MHz, All peripherals enabled	—	34.8	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 108 MHz, All peripherals disabled	—	18.6	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 96 MHz, All peripherals enabled	—	31.2	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 96 MHz, All peripherals disabled	—	16.8	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals enabled	—	24	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 72 MHz, All peripherals disabled	—	13.2	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals enabled	—	16.6	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 48 MHz, All peripherals disabled	—	9.5	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 36 MHz, All peripherals enabled	—	13	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 36 MHz, All peripherals disabled	—	7.7	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 25 MHz, PLL off, All peripherals enabled	—	9.5	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System clock = 25 MHz, PLL off, All	—	5.8	—	mA

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
Supply current (Run mode)		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System clock = 16 MHz, PLL off, All peripherals enabled	—	7.8	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System clock = 16 MHz, PLL off, All peripherals disabled	—	4.8	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System clock = 8 MHz, PLL off, All peripherals enabled	—	5.5	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System clock = 8 MHz, PLL off, All peripherals disabled	—	3.6	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System clock = 4 MHz, PLL off, All peripherals enabled	—	4.4	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System clock = 4 MHz, PLL off, All peripherals disabled	—	3.1	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System clock = 2 MHz, PLL off, All peripherals enabled	—	3.8	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System clock = 2 MHz, PLL off, All peripherals disabled	—	2.8	—	mA
Supply current (Sleep mode)		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 180 MHz, CPU clock off, All peripherals enabled	—	43.1	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 180 MHz, CPU clock off, All peripherals disabled	—	16.1	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 168 MHz, CPU clock off, All peripherals enabled	—	40.3	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 168 MHz, CPU clock off, All peripherals disabled	—	15.1	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 120 MHz, CPU clock off, All peripherals enabled	—	29	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 120 MHz, CPU clock off,	—	11	—	mA

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 108 MHz, CPU clock off, All peripherals enabled	—	26.2	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 108 MHz, CPU clock off, All peripherals disabled	—	9.9	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 96 MHz, CPU clock off, All peripherals enabled	—	23.4	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 96 MHz, CPU clock off, All peripherals disabled	—	8.9	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 72 MHz, CPU clock off, All peripherals enabled	—	17.7	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 72 MHz, CPU clock off, All peripherals disabled	—	6.9	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 48 MHz, CPU clock off, All peripherals enabled	—	12.1	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 48 MHz, CPU clock off, All peripherals disabled	—	4.9	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 36 MHz, CPU clock off, All peripherals enabled	—	9.3	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 36 MHz, CPU clock off, All peripherals disabled	—	3.8	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 25 MHz, PLL off, CPU clock off, All peripherals enabled	—	6.4	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, System Clock = 25 MHz, PLL off, CPU clock off, All peripherals disabled	—	2.7	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System Clock = 16 MHz, PLL off, CPU clock off, All peripherals enabled	—	5.3	—	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, use IRC16M, System Clock = 16 MHz, PLL off, CPU clock off, All peripherals disabled	—	2.4	—	mA

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3$ V, use IRC16M, System Clock = 8 MHz, PLL off, CPU clock off, All peripherals enabled	—	3.6	—	mA
		$V_{DD} = V_{DDA} = 3.3$ V, use IRC16M, System Clock = 8 MHz, PLL off, CPU clock off, All peripherals disabled	—	1.7	—	mA
		$V_{DD} = V_{DDA} = 3.3$ V, use IRC16M, System Clock = 4 MHz, PLL off, CPU clock off, All peripherals enabled	—	2.7	—	mA
		$V_{DD} = V_{DDA} = 3.3$ V, use IRC16M, System Clock = 4 MHz, PLL off, CPU clock off, All peripherals disabled	—	1.4	—	mA
		$V_{DD} = V_{DDA} = 3.3$ V, use IRC16M, System Clock = 2 MHz, PLL off, CPU clock off, All peripherals enabled	—	2.3	—	mA
		$V_{DD} = V_{DDA} = 3.3$ V, use IRC16M, System Clock = 2 MHz, PLL off, CPU clock off, All peripherals disabled	—	1.3	—	mA
Supply current (Deep-Sleep mode)		$V_{DD} = V_{DDA} = 3.3$ V, LDO in normal power and normal driver mode, IRC32K off, RTC off, All GPIOs analog mode	—	379.3	—	µA
		$V_{DD} = V_{DDA} = 3.3$ V, LDO in low power and normal driver mode, IRC32K off, RTC off, All GPIOs analog mode	—	325	—	µA
		$V_{DD} = V_{DDA} = 3.3$ V, LDO in normal power and low driver mode, IRC32K off, RTC off, All GPIOs analog mode	—	229.7	—	µA
		$V_{DD} = V_{DDA} = 3.3$ V, LDO in low power and low driver mode, IRC32K off, RTC off, All GPIOs analog mode	—	200.8	—	µA
Supply current (Standby mode)		$V_{DD} = V_{DDA} = 3.3$ V, LXTAL off, IRC32K on, RTC on	—	5.75	—	µA
		$V_{DD} = V_{DDA} = 3.3$ V, LXTAL off, IRC32K on, RTC off	—	5.55	—	µA
		$V_{DD} = V_{DDA} = 3.3$ V, LXTAL off, IRC32K off, RTC off	—	5.25	—	µA
I _{BAT}	Battery supply current (Backup mode)	V_{DD} off, V_{DDA} off, $V_{BAT} = 3.63$ V, LXTAL on with external crystal, RTC on, LXTAL Highest driving	—	1.98	—	µA

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3V, LXTAL on with external crystal, RTC on, LXTAL Highest driving	—	1.88	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.7V, LXTAL on with external crystal, RTC on, LXTAL Highest driving	—	1.77	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.62V, LXTAL on with external crystal, RTC on, LXTAL Highest driving	—	1.43	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63V, LXTAL on with external crystal, RTC on, LXTAL Higher driving	—	1.57	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3V, LXTAL on with external crystal, RTC on, LXTAL Higher driving	—	1.48	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.7V, LXTAL on with external crystal, RTC on, LXTAL Higher driving	—	1.37	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.62V, LXTAL on with external crystal, RTC on, LXTAL Higher driving	—	1.17	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63V, LXTAL on with external crystal, RTC on, LXTAL High driving	—	1.16	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3V, LXTAL on with external crystal, RTC on, LXTAL High driving	—	1.08	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.7V, LXTAL on with external crystal, RTC on, LXTAL High driving	—	0.97	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.62V, LXTAL on with external crystal, RTC on, LXTAL High driving	—	0.82	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63V, LXTAL on with external crystal, RTC on, LXTAL Lower driving	—	1.03	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3V, LXTAL on with external crystal, RTC on, LXTAL Lower driving	—	0.94	—	µA
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.7V, LXTAL on with external crystal, RTC on, LXTAL Lower driving	—	0.83	—	µA

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.62V, LXTAL on with external crystal, RTC on, LXTAL Low er driving	—	0.68	—	µA

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for T_A condition and test result is mean value.
- (3) When System Clock is greater than 16 MHz, a crystal 25 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (4) When analog peripheral blocks such as ADCs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an additional power consumption should be considered.
- (5) With large margin, it will be adjusted according to the mass production data.
- (6) When Wi-Fi power off.

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in [Table 4-10. EMS characteristics](#), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-10. EMS characteristics⁽¹⁾

Symbol	Parameter	Conditions	Level/Class
V _{ESD}	Voltage applied to all device pins to induce a functional disturbance	V _{DD} = V _{DDA} = AVDD33 = 3.3 V, T _A = 25 °C, Wi-Fi on, QFN56, f _{HCLK} = 180 MHz conforms to IEC 61000-4-2	2A
V _{FTB}	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V _{DD} and GND	V _{DD} = V _{DDA} = AVDD33 = 3.3 V, T _A = 25 °C, Wi-Fi on, QFN56, f _{HCLK} = 180 MHz conforms to IEC 61000-4-4	4A

- (1) Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-11. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{LVD} ⁽¹⁾	Low Voltage Detector Threshold	LVDT[2:0] = 000, rising edge	—	2.21	—	V
		LVDT[2:0] = 000, falling edge	—	2.11	—	V
		LVDT[2:0] = 001, rising edge	—	2.37	—	V
		LVDT[2:0] = 001, falling edge	—	2.25	—	V
		LVDT[2:0] = 010, rising edge	—	2.51	—	V
		LVDT[2:0] = 010, falling edge	—	2.39	—	V

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		LVDT[2:0] = 011, rising edge	—	2.65	—	V
		LVDT[2:0] = 011, falling edge	—	2.54	—	V
		LVDT[2:0] = 100, rising edge	—	2.80	—	V
		LVDT[2:0] = 100, falling edge	—	2.68	—	V
		LVDT[2:0] = 101, rising edge	—	2.94	—	V
		LVDT[2:0] = 101, falling edge	—	2.83	—	V
		LVDT[2:0] = 110, rising edge	—	3.08	—	V
		LVDT[2:0] = 110, falling edge	—	2.98	—	V
		LVDT[2:0] = 111, rising edge	—	3.23	—	V
		LVDT[2:0] = 111, falling edge	—	3.13	—	V
$V_{VLVD}^{(1)}$	V_{DDA} Low Voltage Detector Threshold	—	—	2.36	—	V
$V_{LVDhyst}^{(2)}$	LVD hysteresis	—	—	100	—	mV
$V_{POR}^{(1)}$	Power on reset threshold	—	—	1.55	—	V
$V_{PDR}^{(1)}$	Power down n reset threshold		—	1.51	—	V
$V_{PDRhyst}^{(2)}$	PDR hysteresis		—	40	—	mV
$t_{RSTTEMPO}^{(2)}$	Reset temporization	—	—	2.45	—	ms

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-12. ESD characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = 25^\circ C$; ESDA/JEDEC JS-001-2017	—	—	2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A = 25^\circ C$; ESDA/JEDEC JS-002-2018	—	—	500	V

(1) Based on characterization, not tested in production.

(2) There is space for adjustment, it will be tested soon.

Table 4-13. Static latch-up characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
LU	I-test	$T_A = 25^\circ\text{C}$; JESD78E	—	—	± 200	mA
	V_{supply} over voltage		—	—	5.4	V

(1) Based on characterization, not tested in production.

(2) There is space for adjustment, it will be tested soon.

4.7. External clock characteristics

Table 4-14. High speed external clock (HXTAL) generated from a crystal / ceramic characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{HXTAL}}^{(1)}$	Frequency Range	—	19.2	40	52	MHz
$C_{\text{HXTAL}}^{(2)}$	Crystal load Capacitance	—	9	10	12	pF
ESR ⁽²⁾	Equivalent Series Resistance	—	—	—	70	Ω
$f_{\text{tol}}^{(2)}$	Frequency tolerance	Initial and over temperature	-20	—	20	ppm
$t_{\text{SUHXTAL}}^{(1)}$	Crystal startup time	$V_{\text{DD}} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$, $f_{\text{HXTAL}} = 40 \text{ MHz}$	—	1.2	—	ms

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Table 4-15. High speed external user clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{HXTAL_ext}}^{(1)}$	Frequency Range	—	—	40	—	MHz
$V_{\text{HXTAL}}^{(2)}$	OSCIN Input Voltage	—	0.7	—	3.3	V
Duty _(HXTAL) ⁽²⁾	Duty cycle	—	45	50	55	%
PN ⁽²⁾	Phase Noise	@1kHz, $f_{\text{HXTAL}} = 40 \text{ MHz}$	—	—	-125	dBc/Hz
		@10kHz $f_{\text{HXTAL}} = 40 \text{ MHz}$	—	—	-138	dBc/Hz
		@100kHz $f_{\text{HXTAL}} = 40 \text{ MHz}$	—	—	-143	dBc/Hz
$f_{\text{tol}}^{(2)}$	Frequency tolerance	Initial and over temperature	-20	—	20	ppm

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Table 4-16. Low speed external clock (LXTAL) generated from a crystal / ceramic characteristics

	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{LXTAL}}^{(1)}$	Crystal or ceramic frequency	$V_{\text{DD}} = 3.3 \text{ V}$	—	32.768	—	kHz
$C_{\text{LXTAL}}^{(2)(3)}$	Recommended matching capacitance on OSC32IN and OSC32OUT	—	—	15	—	pF

	Parameter	Conditions	Min	Typ	Max	Unit
$g_m^{(2)}$	Oscillator transconductance	Lower driving capability	—	4.5	—	$\mu\text{A}/\text{V}$
		Medium low driving capability	—	6.5	—	
		Medium high driving capability	—	13	—	
		Higher driving capability	—	19	—	
$I_{DDLXTAL}^{(1)}$	Crystal or ceramic operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, Lower driving capability	—	0.8	—	μA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, Medium low driving capability	—	0.94	—	
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, Medium high driving capability	—	1.34	—	
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, Higher driving capability	—	1.74	—	
$t_{SULXTAL}^{(1)(4)}$	Crystal or ceramic startup time	$V_{DD} = 3.3 \text{ V}$	—	2	—	s

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) $C_{LXTAL1} = C_{LXTAL2} = 2 * (C_{LOAD} - C_s)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_s , it is PCB and MCU pin stray capacitance.

(4) $t_{SULXTAL}$ is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flag is SET. This value varies significantly with the crystal manufacturer.

Table 4-17. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LXTAL_ext}^{(1)}$	External clock source or oscillator frequency	$V_{DD} = 3.3 \text{ V}$	—	32.768	1000	kHz
$V_{LXTALH}^{(2)}$	OSC32IN input pin high level voltage	$V_{DD} = 3.3 \text{ V}$	0.7 * V_{DD}	—	—	V
$V_{LXTALL}^{(2)}$	OSC32IN input pin low level voltage		—	—	0.3 * V_{DD}	
$t_{H/L(LXTAL)}^{(2)}$	OSC32IN high or low time	—	450	—	—	ns
$t_{R/F(LXTAL)}^{(2)}$	OSC32IN rise or fall time	—	—	—	50	
$C_{IN}^{(2)}$	OSC32IN input capacitance	—	—	5	—	pF
$Duty_{(LXTAL)}^{(2)}$	Duty cycle	—	30	—	70	%

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

4.8. Internal clock characteristics

Table 4-18. High speed internal clock (IRC16M) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{IRC16M}	High Speed Internal Oscillator (IRC16 M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	—	16	—	MHz
ACC_{IRC16M}	IRC16 M oscillator Frequency accuracy, Factory-trimmed	$2.7 \text{ V} \leq V_{DD} = V_{DDA} \leq 3.63 \text{ V}$, $T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$ ⁽¹⁾	—	-1.6 to 1.3	—	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$	-1	—	1	%
	IRC16 M oscillator Frequency accuracy, User trimming step ⁽¹⁾	—	—	0.5	—	%
$Ducy_{IRC16M}^{(2)}$	IRC16 M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	—	55	%
$I_{DDAIRC16M}^{(1)}$	IRC16 M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	—	80	—	μA
$t_{SUIRC16M}^{(1)}$	IRC16 M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	—	1.5	—	μs

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Table 4-19. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{IRC32K}^{(1)}$	Low Speed Internal oscillator (IRC32K) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, $T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$	—	32	—	kHz
$I_{DDAIRC32K}^{(2)}$	IRC32K oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	—	0.4	—	μA
$t_{SUIRC32K}^{(2)}$	IRC32K oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	—	40	—	μs

(1) Guaranteed by design, not tested in production.

(2) Based on characterization, not tested in production.

4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{PLLIN}^{(1)}$	PLL input clock frequency	—	1	—	2	MHz
$f_{PLLOUT}^{(2)}$	PLL output clock frequency	—	—	—	200	MHz
$f_{VCO}^{(2)}$	PLL VCO output clock frequency	—	—	—	400	MHz
$t_{LOCK}^{(2)}$	PLL lock time	—	—	—	300	μs
$I_{DDA}^{(2)}$	Current consumption on V_{DDA}	$VCO \text{ freq} = 400 \text{ MHz}$	—	2	—	mA
$Jitter_{PLL}^{(3)}$	Cycle to cycle Jitter (rms)	$VCO \text{ freq} = 360 \text{ MHz}$	—	30	—	ps

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
	Cycle to cycle Jitter (peak to peak)		—	210	—	

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) Value given with main PLL running.

Table 4-21. PLLDIG characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{PLLIN}^{(1)}$	PLL input clock frequency	—	19.2	40	52	MHz
$f_{PLLOUT}^{(2)}$	PLL output clock frequency	—	—	—	480	MHz
$f_{VCO}^{(2)}$	PLL VCO output clock frequency	—	—	960	—	MHz
$t_{LOCK}^{(2)}$	PLL lock time	—	—	—	50	μs
$I_{DDA}^{(2)}$	Current consumption	—	—	3.5	—	mA
Jitter _{PLL}	Absolute RMS Jitter	XTAL freq = 40 MHz	—	6.5	—	ps

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Table 4-22. PLLI2S characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{PLLIN}^{(1)}$	PLL input clock frequency	—	2	—	16	MHz
$f_{VCO}^{(2)}$	PLL VCO output clock frequency	—	—	—	550	MHz
$t_{LOCK}^{(2)}$	PLL lock time	—	—	—	300	μs
$I_{DDA}^{(2)}$	Current consumption on V_{DDA}	VCO freq = 550 MHz	—	1.5	—	mA
Jitter _{PLL} ⁽³⁾	Cycle to cycle rms Jitter	System clock	—	40	—	ps

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) Value given with main PLL running.

4.10. Memory characteristics

Table 4-21. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_{ECYC}^{(1)}$	Number of guaranteed program /erase cycles before failure(Endurance)	$T_A = -40^\circ\text{C} \sim +85^\circ\text{C}$	100	—	—	kcycles
$t_{RET}^{(1)}$	Data retention time	—	—	20	—	years
$t_{PROG}^{(2)}$	word programming time	$T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$	—	47.5	106	μs
$t_{ERASE}^{(2)}$	Page ⁽³⁾ erase time	$T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$	—	45	300	ms
$t_{MERASE}^{(2)}$	Mass erase time	$T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$	—	6	20	s

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) 4KB.

4.11. NRST pin characteristics


Table 4-22. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST Input low level voltage	$V_{DD} = V_{DDA} = 2.7 \text{ V}$	-0.5	—	0.35 V_{DD}	V
$V_{IH(NRST)}^{(1)}$	NRST Input high level voltage		0.65 V_{DD}	—	$V_{DD} + 0.5$	
$V_{hyst}^{(1)}$	Schmidt trigger Voltage hysteresis		—	250	—	mV
$V_{IL(NRST)}^{(1)}$	NRST Input low level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	-0.5	—	0.35 V_{DD}	V
$V_{IH(NRST)}^{(1)}$	NRST Input high level voltage		0.65 V_{DD}	—	$V_{DD} + 0.5$	
$V_{hyst}^{(1)}$	Schmidt trigger Voltage hysteresis		—	280	—	mV
$V_{IL(NRST)}^{(1)}$	NRST Input low level voltage	$V_{DD} = V_{DDA} = 3.63 \text{ V}$	-0.5	—	0.35 V_{DD}	V
$V_{IH(NRST)}^{(1)}$	NRST Input high level voltage		0.65 V_{DD}	—	$V_{DD} + 0.5$	
$V_{hyst}^{(1)}$	Schmidt trigger Voltage hysteresis		—	300	—	mV
$R_{pu}^{(2)}$	Pull-up equivalent resistor	—	—	40	—	k Ω

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Figure 4-2. Recommended external NRST pin circuit



4.12. GPIO characteristics

Table 4-23. I/O port DC characteristics⁽¹⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	Standard IO Low level input voltage	$2.7 \text{ V} \leq V_{DD} = V_{DDA} \leq 3.63 \text{ V}$	—	—	0.35 V_{DD}	V
	5V-tolerant IO Low level input voltage		—	—	0.35 V_{DD}	V
V_{IH}	Standard IO Low level input voltage	$2.7 \text{ V} \leq V_{DD} = V_{DDA} \leq 3.63 \text{ V}$	0.65 V_{DD}	—	—	V
	5V-tolerant IO Low level input voltage		—	—	—	V

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
	5V-tolerant IO Low level input voltage	$2.7 \text{ V} \leq V_{DD} = V_{DDA} \leq 3.63 \text{ V}$	0.65 V_{DD}	—	—	V
V_{OL} (IO_speed = 166 MHz)	Low level output voltage for an IO Pin ($I_{IO} = +8 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	—	—	0.1	V
		$V_{DD} = 3.3 \text{ V}$	—	—	0.1	
		$V_{DD} = 3.63\text{V}$	—	—	0.1	
V_{OL} (IO_speed = 166 MHz)	Low level output voltage for an IO Pin ($I_{IO} = +20 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	—	—	0.2	V
		$V_{DD} = 3.3 \text{ V}$	—	—	0.2	
		$V_{DD} = 3.63\text{V}$	—	—	0.2	
V_{OH} (IO_speed = 166 MHz)	High level output voltage for an IO Pin ($I_{IO} = +8 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	2.6	—	—	V
		$V_{DD} = 3.3 \text{ V}$	3.2	—	—	
		$V_{DD} = 3.63\text{V}$	3.5	—	—	
V_{OH} (IO_speed = 166 MHz)	High level output voltage for an IO Pin ($I_{IO} = +20 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	2.3	—	—	V
		$V_{DD} = 3.3 \text{ V}$	3.0	—	—	
		$V_{DD} = 3.63\text{V}$	3.3	—	—	
V_{OL} (IO_speed = 25 MHz)	Low level output voltage for an IO Pin ($I_{IO} = +8 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	—	—	0.1	V
		$V_{DD} = 3.3 \text{ V}$	—	—	0.1	
		$V_{DD} = 3.63\text{V}$	—	—	0.1	
V_{OL} (IO_speed = 25 MHz)	Low level output voltage for an IO Pin ($I_{IO} = +20 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	—	—	0.3	V
		$V_{DD} = 3.3 \text{ V}$	—	—	0.3	
		$V_{DD} = 3.63\text{V}$	—	—	0.3	
V_{OH} (IO_speed = 25 MHz)	High level output voltage for an IO Pin ($I_{IO} = +8 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	2.5	—	—	V
		$V_{DD} = 3.3 \text{ V}$	3.1	—	—	
		$V_{DD} = 3.63\text{V}$	3.4	—	—	
V_{OH} (IO_speed = 25 MHz)	High level output voltage for an IO Pin ($I_{IO} = +20 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	2.2	—	—	V
		$V_{DD} = 3.3 \text{ V}$	2.9	—	—	
		$V_{DD} = 3.63\text{V}$	3.2	—	—	
V_{OL} (IO_speed = 10 MHz)	Low level output voltage for an IO Pin ($I_{IO} = +8 \text{ mA}$)	$V_{DD} = 2.7\text{V}$	—	—	0.2	V
		$V_{DD} = 3.3 \text{ V}$	—	—	0.2	
		$V_{DD} = 3.63\text{V}$	—	—	0.2	
V_{OL} (IO_speed = 10 MHz)	Low level output voltage for an IO Pin	$V_{DD} = 2.7\text{V}$	—	—	0.5	V
		$V_{DD} = 3.3 \text{ V}$	—	—	0.4	
		$V_{DD} = 3.63\text{V}$	—	—	0.4	

Symbol	Parameter		Conditions	Min	Typ	Max	Unit
	(I _O = +16 mA)						
V _{OH} (IO_speed = 10 MHz)	High level output voltage for an IO Pin (I _O = +8 mA)	V _{DD} = 2.7V	2.4	—	—	—	V
		V _{DD} = 3.3 V	3.1	—	—	—	
		V _{DD} = 3.63V	3.4	—	—	—	
V _{OH} (IO_speed = 10 MHz)	High level output voltage for an IO Pin (I _O = +16 mA)	V _{DD} = 2.7V	2.1	—	—	—	V
		V _{DD} = 3.3 V	2.8	—	—	—	
		V _{DD} = 3.63V	3.1	—	—	—	
V _{OL} (IO_speed = 2 MHz)	Low level output voltage for an IO Pin (I _O = +1 mA)	V _{DD} = 2.7V	—	—	0.1	—	V
		V _{DD} = 3.3 V	—	—	0.1	—	
		V _{DD} = 3.63V	—	—	0.1	—	
V _{OL} (IO_speed = 2 MHz)	Low level output voltage for an IO Pin (I _O = +4 mA)	V _{DD} = 2.7V	—	—	0.4	—	V
		V _{DD} = 3.3 V	—	—	0.4	—	
		V _{DD} = 3.63V	—	—	0.4	—	
V _{OH} (IO_speed = 2 MHz)	High level output voltage for an IO Pin (I _O = +1 mA)	V _{DD} = 2.7V	2.6	—	—	—	V
		V _{DD} = 3.3 V	3.2	—	—	—	
		V _{DD} = 3.63V	3.5	—	—	—	
V _{OH} (IO_speed = 2 MHz)	High level output voltage for an IO Pin (I _O = +4 mA)	V _{DD} = 2.7V	2.2	—	—	—	V
		V _{DD} = 3.3 V	2.9	—	—	—	
		V _{DD} = 3.63V	3.2	—	—	—	
R _{PU} ⁽²⁾	Internal pull-up resistor	All pins	—	—	40	—	kΩ
		PU	—	—	10	—	
R _{PD} ⁽²⁾	Internal pull-down resistor	All pins	—	—	40	—	kΩ
		PU	—	—	10	—	

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode (maximum load: 30 pF).

4.13. ADC characteristics

Table 4-24. ADC characteristics

Symbol	Parameter		Conditions	Min	Typ	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage		—	2.7	3.3	3.6	V
V _{IN} ⁽¹⁾	ADC input voltage range		—	0	—	V _{DDA}	V

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{ADC}^{(1)}$	ADC clock	—	0.1	—	35	MHz
$f_s^{(1)}$	Sampling rate	12-bit	0.007	—	2.5	MSPS
$V_{AIN}^{(1)}$	Analog input voltage	9 external; 3 internal	0	—	V_{DDA}	V
$R_{AIN}^{(2)}$	External input impedance	See Equation 1	—	—	440.7	kΩ
$R_{ADC}^{(2)}$	Input sampling switch resistance	—	—	—	0.5	kΩ
$C_{ADC}^{(2)}$	Input sampling capacitance	No pin / pad capacitance included	—	—	3.2	pF
$t_s^{(2)}$	Sampling time	$f_{ADC} = 35$ MHz	0.04	—	13.7	μs
$t_{CONV}^{(2)}$	Total conversion time(including sampling time)	12-bit	—	14	—	$1 / f_{ADC}$
$t_{SU}^{(2)}$	Startup time	—	—	—	1	μs

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

$$\text{Equation 1: } R_{AIN \max} < \frac{T_s}{f_{ADC} * C_{ADC} * \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-25. ADC R_{AIN} max for $f_{ADC} = 35$ MHz⁽¹⁾

T _s (cycles)	t _s (μs)	R _{AINmax} (kΩ)
1.5	0.04	0.88
14.5	0.41	12.84
27.5	0.79	24.80
55.5	1.59	50.57
83.5	2.39	76.33
111.5	3.19	102.1
143.5	4.10	131.5
479.5	13.7	440.7

(1) Based on characterization, not tested in production.

Table 4-26. ADC dynamic accuracy at $f_{ADC} = 35$ MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
ENOB	Effective number of bits	$f_{ADC} = 35$ MHz, $V_{DDA} = 3.3$ V, Input Frequency = 20 kHz, Temperature = 25°C	—	10.6	—	bits
SNDR	Signal-to-noise and distortion ratio		—	65.7	—	dB
SNR	Signal-to-noise ratio		—	66.5	—	
THD	Total harmonic distortion		—	-72	—	

(1) Based on characterization, not tested in production.

Table 4-27. ADC static accuracy at $f_{ADC} = 35$ MHz

Symbol	Parameter	Test conditions	Typ ⁽¹⁾	Max	Unit
Offset	Offset error	$f_{ADC} = 35$ MHz,	±1	—	LSB

DNL	Differential linearity error	V _{DDA} = 3.3 V	±1	—	
INL	Integral linearity error		±2	—	

(1) Based on characterization, not tested in production.

4.14. Temperature sensor characteristics

Table 4-30. Temperature sensor characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
T _L	V _{SENSE} linearity with temperature	—	±1	—	°C
Avg_Slope	Average slope	—	4.3	—	mV/°C
V ₂₅	Voltage at 25 °C	—	1.42	—	V
t _{START}	Startup time	—	8	—	μs
t _{S_temp} ⁽²⁾	ADC sampling time when reading the temperature	—	13.7	—	μs

(1) Based on characterization, not tested in production.

(2) Shortest sampling time can be determined in the application by multiple iterations.

4.15. I2C characteristics

Table 4-28. I2C characteristics⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Standard mode		Fast mode		Fast mode plus		Unit
			Min	Max	Min	Max	Min	Max	
t _{SCL(H)}	SCL clock high time	—	4.0	—	0.6	—	0.2	—	μs
t _{SCL(L)}	SCL clock low time	—	4.7	—	1.3	—	0.5	—	μs
t _{su(SDA)}	SDA setup time	—	250	—	100	—	50	—	ns
t _{h(SDA)}	SDA data hold time	—	0 ⁽³⁾	3450	0	900	0	450	ns
t _{r(SDA/SCL)}	SDA and SCL rise time	—	—	1000	—	300	—	120	ns
t _{f(SDA/SCL)}	SDA and SCL fall time	—	—	300	3 ⁽⁴⁾⁽⁵⁾	300	3 ⁽⁴⁾⁽⁶⁾	120	ns
t _{h(STA)}	Start condition hold time	—	4.0	—	0.6	—	0.26	—	μs

(1) Guaranteed by design, not tested in production.

(2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz. To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.


(3) The external device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

(4) Based on characterization, not tested in production.

(5) In the condition of I2C frequency = 400 kHz, IO_Speed = 50 MHz and Pull-up resistor = 1 kΩ.

(6) In the condition of I2C frequency = 1 MHz, IO_Speed = 50 MHz and Pull-up resistor = 1 kΩ.

Figure 4-3. I2C bus timing diagram





4.16. SPI characteristics

 Table 4-29. Standard SPI characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK}	SCK clock frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	—	—	22.5	MHz
$t_{sck(H)}$	SCK clock high time		—	22.22	—	ns
$t_{sck(L)}$	SCK clock low time		—	22.22	—	ns
SPI master mode						
$t_V(MO)$	Data output valid time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	—	—	7	ns
$t_{SU(MI)}$	Data input setup time		2	—	—	ns
$t_H(MI)$	Data input hold time		0	—	—	ns
SPI slave mode						
$t_{SU(NSS)}$	NSS enable setup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, $f_{PCLK} = 90 \text{ MHz}$	0	—	—	ns
$t_H(NSS)$	NSS enable hold time		2	—	—	ns
$t_A(SO)$	Data output access time		—	6	—	ns
$t_{DIS(SO)}$	Data output disable time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	—	9	—	ns
$t_V(SO)$	Data output valid time		—	9	—	ns
$t_{SU(SI)}$	Data input setup time		0	—	—	ns
$t_H(SI)$	Data input hold time		1	—	—	ns

(1) Based on characterization, not tested in production.

Figure 4-4. SPI timing diagram - master mode

Figure 4-5. SPI timing diagram - slave mode


4.17. I2S characteristics

Table 4-30. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{CK}	Clock frequency	Master mode (data: 32 bits, Audio frequency = 96 kHz)	—	6.25	—	MHz
		Slave mode	—	—	12.5	

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_H	Clock high time	$f_{CK} = 6.25 \text{ MHz}$	—	81	—	ns
t_L	Clock low time		—	81	—	ns
$t_V(WS)$	WS valid time	Master mode	—	3	—	ns
$t_H(WS)$	WS hold time	Master mode	—	3	—	ns
$t_{SU(WS)}$	WS setup time	Slave mode	0	—	—	ns
$t_H(WS)$	WS hold time	Slave mode	2	—	—	ns
Ducy(SCK)	I ² S slave input clock duty cycle	Slave mode	—	50	—	%
$t_{SU(SD_MR)}$	Data input setup time	Master mode	2	—	—	ns
$t_{SU(SD_SR)}$	Data input setup time	Slave mode	0	—	—	ns
$t_H(SD_MR)$	Data input hold time	Master receiver	0	—	—	ns
$t_H(SD_SR)$		Slave receiver	1	—	—	ns
$t_V(SD_ST)$	Data output valid time	Slave transmitter (after enable edge)	—	—	9	ns
$t_h(SD_ST)$	Data output hold time	Slave transmitter (after enable edge)	3	—	—	ns
$t_V(SD_MT)$	Data output valid time	Master transmitter (after enable edge)	—	—	9	ns
$t_h(SD_MT)$	Data output hold time	Master transmitter (after enable edge)	0	—	—	ns

(1) Based on characterization, not tested in production.

Figure 4-6. I²S timing diagram - master mode





Figure 4-7. I2S timing diagram - slave mode


4.18. USART characteristics

Table 4-31. USART characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK}	SCK clock frequency	$f_{PCLKx} = 45 \text{ MHz}$	—	—	22.5	MHz
$t_{SCK(H)}$	SCK clock high time	$f_{PCLKx} = 45 \text{ MHz}$	22.22	—	—	ns
$t_{SCK(L)}$	SCK clock low time	$f_{PCLKx} = 45 \text{ MHz}$	22.22	—	—	ns

(1) Guaranteed by design, not tested in production.

4.19. SDIO characteristics

Table 4-32. SDIO characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{PP}^{(3)}$	Clock frequency in data transfer mode	—	0	—	48	MHz
$t_{WL}(CKL)^{(3)}$	Clock low time	$f_{PP} = 48$ MHz	10.5	11	—	ns
$t_{WH}(CKH)^{(3)}$	Clock high time	$f_{PP} = 48$ MHz	9.5	10	—	ns
CMD, D inputs (referenced to CK) in MMC and SD HS mode						
$t_{ISU}^{(4)}$	Input setup time HS	$f_{PP} = 48$ MHz	4	—	—	ns
$t_{IH}^{(4)}$	Input hold time HS	$f_{PP} = 48$ MHz	3	—	—	ns
CMD, D outputs (referenced to CK) in MMC and SD HS mode						
$t_{OV}^{(3)}$	Output valid time HS	$f_{PP} = 48$ MHz	—	—	13.8	ns
$t_{OH}^{(3)}$	Output hold time HS	$f_{PP} = 48$ MHz	12	—	—	ns
CMD, D inputs (referenced to CK) in SD default mode						
$t_{ISUD}^{(4)}$	Input setup time SD	$f_{PP} = 24$ MHz	3	—	—	ns
$t_{IH}^{(4)}$	Input hold time SD	$f_{PP} = 24$ MHz	3	—	—	ns
CMD, D outputs (referenced to CK) in SD default mode						
$t_{OVD}^{(3)}$	Output valid default time SD	$f_{PP} = 24$ MHz	—	2.4	2.8	ns
$t_{OHD}^{(3)}$	Output hold default time SD	$f_{PP} = 24$ MHz	0.8	—	—	ns

(1) CLK timing is measured at 50% of V_{DD} .

(2) Capacitive load $C_L = 30$ pF.

(3) Based on characterization, not tested in production.

(4) Guaranteed by design, not tested in production

4.20. USBFS characteristics

Table 4-33. USBFS start up time

Symbol	Parameter	Max	Unit
$t_{STARTUP}^{(1)}$	USBFS startup time	1	μ s

(1) Guaranteed by design, not tested in production.

Table 4-34. USBFS DC electrical characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Input levels ⁽¹⁾	V _{DD}	USBFS operating voltage	—	3	—	3.6
	V _{DI}	Differential input sensitivity	—	0.2	—	—
	V _{CM}	Differential common mode range	Includes V _{DI} range	0.8	—	2.5
	V _{SE}	Single ended receiver threshold	—	1.3	—	2.0
Output levels ⁽²⁾	V _{OL}	Static output level low	R _L of 1.0 kΩ to 3.6 V	—	0.002	0.3
	V _{OH}	Static output level high	R _L of 15 kΩ to GND	2.8	3.48	3.6
R _{PD} ⁽²⁾	PB13, PB12(USBFS_DM/DP)	V _{IN} = V _{DD}	17	19.02	24	kΩ
	PB14(USBFS_VBUS)		0.65	—	2.0	
	PB13, PB12(USBFS_DM/DP)	V _{IN} = GND	1.5	1.589	2.1	
	PB14(USBFS_VBUS)		0.25	—	0.55	

(1) Guaranteed by design, not tested in production.


(2) Based on characterization, not tested in production.

Table 4-35. USBFS full speed-electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _R	Rise time	C _L = 50 pF	4	—	20	ns
t _F	Fall time	C _L = 50 pF	4	—	20	ns
t _{RFM}	Rise / fall time matching	t _R / t _F	90	—	110	%
V _{CRS}	Output signal crossover voltage	—	1.3	—	2.0	V

(1) Guaranteed by design, not tested in production.

Figure 4-8. USBFS timings: definition of data signal rise and fall time



4.21. TIMER characteristics

Table 4-36. TIMER characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t _{res}	Timer resolution time	—	1	—	t _{CK_TIMERx}
		f _{Ck_TIMERx} = 180 MHz	5.56	—	ns
f _{EXT}	Timer external clock frequency	—	0	2*f _{Ck_TIMERx}	MHz
		f _{Ck_TIMERx} = 180 MHz	0	360	MHz

Symbol	Parameter	Conditions	Min	Max	Unit
RES	Timer resolution	TIMERx except (TIMER1 & TIMER2)	—	16	bit
		TIMER1 & TIMER2	—	32	
tCOUNTER	16-bit counter clock period when internal clock is selected	—	1	65536	tCK_TIMERx
		fCK_TIMERx = 180 MHz	0.0056	364	μs
tMAX_COUNT	32-bit counter clock period when internal clock is selected	—	1	65536x65536	tCK_TIMERx
		fCK_TIMERx = 180 MHz	—	23.9	s
tMAX_COUNT	Maximum possible count (32-bit)	—	—	65536x65536	tCK_TIMERx
		fCK_TIMERx = 180 MHz	—	23.9	s

(1) Guaranteed by design, not tested in production.

4.22. WWDGT characteristics

Table 4-37. FWDGT min/max timeout period at 32 kHz (IRC32K)⁽¹⁾

Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFFF	Unit
1/4	000	0.03125	511.90625	ms
1/8	001	0.03125	1023.78125	
1/16	010	0.03125	2047.53125	
1/32	011	0.03125	4095.03125	
1/64	100	0.03125	8190.03125	
1/128	101	0.03125	16380.03125	
1/256	110 or 111	0.03125	32760.03125	

(1) Guaranteed by design, not tested in production.

Table 4-38. WWDGT min-max timeout value at 45 MHz (fPCLK1)⁽¹⁾

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	91.02	μs	5.83	ms
1/2	01	182.04		11.65	
1/4	10	364.09		23.30	
1/8	11	728.18		46.60	

(1) Guaranteed by design, not tested in production.

4.23. HPDF Characteristics

Table 4-39. HPDF characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
fHPDFCLK	HPDF clock	—	—	fAPB2	fSYSCLK	MHz

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{CKIN} ($1 / T_{CKIN}$)	Input clock frequency	SPI mode(SITY P[1:0]=01)	—	—	20 ($f_{HPDFCLK} / 4$)	
f_{CKOUT}	Output clock frequency	—	—	—	20	
Duty $_{CKOUT}$	Output clock frequency duty cycle	—	30	50	75	%
$t_{wh}(CKIN)$ $t_{wl}(CKIN)$	Input clock high and low time	SPI mode(SITY P[1:0]=01), External clock mode(SPICKSS[1:0]=0)	$T_{CKIN} / 2 - 0.5$	$T_{CKIN} / 2$	—	ns
t_{su}	Data input setup time	SPI mode(SITY P[1:0]=01), External clock mode(SPICKSS[1:0]=0)	1	—	—	
t_h	Data input hold time	SPI mode(SITY P[1:0]=01), External clock mode(SPICKSS[1:0]=0)	1	—	—	
$T_{Manchester}$	Manchester data period(recovered clock period)	Manchester mode(SITY P[1:0]=10 or 11), Internal clock mode(SPICKSS[1:0]≠0)	$(CKOUT DIV + 1) * T_{HPDFCLK}$	—	$(2 * CKOU TDIV) * T_H$ $PDFCLK$	

(1) Guaranteed by design, not tested in production.

(2) Output speed is set to OSPEEDRy[1:0]=10; Capacitive load C = 30 pF; Measurement points are done at COMS levels: 0.5*VDD.

4.24. Serial / Quad Parallel Interface (SQPI) Characteristics

Table 4-40. SQPI characteristics

Symbol	Parameter	Min	Typ	Max	Unit
t _{CLK} ⁽²⁾	CLK period	11.0 ⁽⁴⁾	—	—	ns
t _{CD} ⁽²⁾	CLK high level duty for even clock divided	45	50	55	%
	CLK high level duty for odd clock divided	45	—	71	
t _{KHKL} ⁽¹⁾⁽³⁾	CLK rise or fall time	—	2.0	—	ns
t _{CPh} ⁽²⁾	CE# high between subsequent burst operations	22.2	—	—	ns
t _{CEM} ⁽²⁾	CE# low pulse width	88.8	—	—	ns
t _{CSP} ⁽²⁾	CE# setup time to CLK rising edge	5.5	—	177.7	ns
t _{CHD} ⁽²⁾	CE# hold time from CLK rising edge	5.5	—	177.7	ns
t _{SP} ⁽²⁾	Setup time to active CLK edge	5.5	—	177.7	ns
t _{HD} ⁽²⁾	Hold time from active CLK edge	5.5	—	177.7	ns
t _{HZ} ⁽²⁾	CE# rise to data output high-Z	—	0	—	ns
t _{ACLK} ⁽²⁾	CLK fall to data output valid delay	—	0	—	ns
t _{KOH} ⁽²⁾	Data hold time from CLK falling edge	—	0	—	ns

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) Output driven mode is 50 MHz. Measured from 10% to 90% of VDD.

(4) This is designed minimal period. The operating minimal clock period is 22.2 ns (45 MHz = 180 MHz / 4).

4.25. Wi-Fi Radio characteristics

Below data are measured at antenna port of GD Wi-Fi Demo board.

Table 4-41. Transmitter power characteristics⁽¹⁾⁽²⁾

Parameter	Rate	Typ	Unit
Tx Power	11b	21	dBm
	11g	18.3	
	11n, BW20M	17.3	
	11n, BW40M	17.3	

(1) Tx Power level is limited by 802.11 Mask & EVM spec.

(2) Based on characterization, not tested in production.

Table 4-42. Receiver sensitivity characteristics⁽¹⁾

Parameter	Rate	Typ	Unit
Rx Sensitivity	11b, 1Mbps	-97.6	dBm
	11b, 2Mbps	-94.4	
	11b, 5.5Mbps	-92.1	
	11b, 11Mbps	-87.6	
	11g, 6Mbps	-94.3	
	11g, 9Mbps	-92.5	

Parameter	Rate	Typ	Unit
	11g,12Mbps	-91.0	
	11g,18Mbps	-89.1	
	11g,24Mbps	-84.6	
	11g,36Mbps	-82.4	
	11g,48Mbps	-77.0	
	11g,54Mbps	-76.3	
	11n,HT20,MCS0	-94.0	
	11n,HT20,MCS1	-90.3	
	11n,HT20,MCS2	-88.5	
	11n,HT20,MCS3	-84.4	
	11n,HT20,MCS4	-82.0	
	11n,HT20,MCS5	-76.6	
	11n,HT20,MCS6	-75.6	
	11n,HT20,MCS7	-74.2	
	11n,HT40,MCS0	-89.6	
	11n,HT40,MCS1	-85.4	
	11n,HT40,MCS2	-83.5	
	11n,HT40,MCS3	-80.3	
	11n,HT40,MCS4	-77.9	
	11n,HT40,MCS5	-72.7	
	11n,HT40,MCS6	-71.8	
	11n,HT40,MCS7	-70.7	

(1) Based on characterization, not tested in production.

Table 4-43. Rx Maximum Input Level ⁽¹⁾⁽²⁾

Parameter	Rate	Typ	Unit
Rx Maximum Level Input	11b,1Mbps	>8.5 ⁽¹⁾	dBm
	11b,11Mbps	>8.5 ⁽¹⁾	
	11g,6Mbps	>8.5 ⁽¹⁾	
	11g,54Mbps	4.6	
	11n,HT20,MCS0	>8.5 ⁽¹⁾	
	11n,HT20,MCS7	3.7	
	11n,HT40,MCS0	5.2	
	11n,HT40,MCS7	3.7	

(1) IQxel VSG max TX power = 10 dBm, cable loss= 1.5 dB => max input power = 8.5 dBm.

(2) Based on characterization, not tested in production.

Table 4-44. Adjacent Channel Rejection⁽¹⁾⁽⁴⁾

Parameter	Rate	Typ		Unit
		Interference pattern by IQxel ⁽²⁾	In-house interference pattern ⁽³⁾	
Adjacent Channel Rejection	11b, 11Mbps	47.4	48	dB
	11g, 6Mbps	34.6	46	
	11g, 54Mbps	15.0	25	
	11n, HT20,MCS0	31.8	45	
	11n,HT20,MCS7	12.3	20	
	11n,HT40,MCS0	17.1	32	
	11n,HT40,MCS7	8.6	16	

(1) ACR result depends on interference source.

(2) Waveform generated by LitePoint IQxel series instrument, gap = SIFS

(3) Waveform generated by GD32W515xx baseband, gap = SIFS

(4) Based on characterization, not tested in production.

4.26. Parameter conditions

Unless otherwise specified, all values given for V_{DD} = V_{DDA} = AVDD33_ANA = AVDD33_PA = AVDD33_CLK = 3.3 V, T_A = 25 °C.

5. Package information

5.1 QFN56 package outline dimensions

Figure 5-1. QFN56 package outline





Table 5-1. QFN56 package dimensions

Symbol	Min	Typ	Max
A	0.70	0.75	0.80
A1	—	0.02	0.05
b	0.15	0.20	0.25
c	0.18	0.20	0.25
D	6.90	7.00	7.10
D2	5.10	5.20	5.30
E	6.90	7.00	7.10
E2	5.10	5.20	5.30
e	—	0.40	—
h	0.30	0.35	0.40
K	0.20	—	—
L	0.35	0.40	0.45
Nd	—	5.20	—
Ne	—	5.20	—

(Original dimensions are in millimeters)

Figure 5-2. QFN56 recommended footprint

(Original dimensions are in millimeters)

5.2 QFN36 package outline dimensions

Figure 5-3. QFN36 package outline





Table 5-2. QFN36 package dimensions

Symbol	Min	Typ	Max
A	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.15	0.20	0.25
b1	—	0.14	—
c	—	0.203	—
D	4.90	5.00	5.10
D2	3.40	3.50	3.60
E	4.90	5.00	5.10
E2	3.40	3.50	3.60
e	—	0.40	—
h	0.30	0.35	0.40
K	—	0.35	—
L	0.35	0.40	0.45
Nd	—	3.20	—
Ne	—	3.20	—

(Original dimensions are in millimeters)

Figure 5-4. QFN36 recommended footprint

(Original dimensions are in millimeters)

6. Ordering information

Table 6-1. Part ordering code for GD32W515xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32W515PIQ6	2048	QFN56	Green	Industrial -40 °C to +85 °C
GD32W515P0Q6	0	QFN56	Green	Industrial -40 °C to +85 °C
GD32W515TIQ6	2048	QFN36	Green	Industrial -40 °C to +85 °C
GD32W515TGQ6	1024	QFN36	Green	Industrial -40 °C to +85 °C

7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Nov.23, 2021

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as its suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.