


# SMD POWER COIL-JNR 4018H



# FEATURES


- 1. This specification applies Low Profile Power Inductors.
- 2. 100% Lead(Pb) & Halogen-Free and RoHS compliant.
  3. Operating temperature :-40~+125°C (Including self temperature rise)

### **PRODUCT IDENTIFICATION**



### Inductance

# **DIMENSIONS (mm)**




Part No.	Size (mm)				
Fart NO.	Α	В	С	D	Е
JNR 4018H	$4.0 \pm 0.2$	$4.0 \pm 0.2$	1.6 ± 0.2	1.1 ± 0.2	$3.5 \pm 0.3$

\* Dimensions are not including the termination.

For maximum overall dimensions with termination, add 0.1mm.

### **Recommended PC Board Pattern**



Note:

- 1. The above PCB layout reference only.
- 2. Recommend solder paste thickness at
  - 0.10mm and above.

### SERIES LIST

		L	Tol.	RDC	Isat	Irms
No.	Part No.			(Ω)	(A)	(A)
		(μH)		<b>±20%</b>		
1	JNR 4018H-R47N	0.47	±30%	0.015	6.00	5.50
2	JNR 4018H-R56N	0.56	±30%	0.019	5.00	4.50
3	JNR 4018H-1R0N	1.0	±30%	0.027	4.00	3.20
4	JNR 4018H-1R2N	1.2	±30%	0.030	3.70	2.80
5	JNR 4018H-1R5N	1.5	±30%	0.037	3.30	2.40
6	JNR 4018H-1R8M	1.8	±20%	0.040	3.20	2.30
7	JNR 4018H-2R2M	2.2	±20%	0.042	3.00	2.20
8	JNR 4018H-2R7M	2.7	±20%	0.050	2.60	2.10
9	JNR 4018H-3R3M	3.3	±20%	0.055	2.30	2.00
10	JNR 4018H-4R7M	4.7	±20%	0.070	2.00	1.70
11	JNR 4018H-6R8M	6.8	±20%	0.098	1.60	1.45
12	JNR 4018H-7R5M	7.5	±20%	0.120	1.50	1.35
13	JNR 4018H-100M	10	±20%	0.150	1.30	1.20
14	JNR 4018H-150M	15	±20%	0.210	1.10	0.85
15	JNR 4018H-220M	22	±20%	0.290	0.90	0.72
16	JNR 4018H-330M	33	±20%	0.460	0.70	0.55
17	JNR 4018H-470M	47	±20%	0.650	0.60	0.44
18	JNR 4018H-680M	68	±20%	1.000	0.52	0.32

Note:

1. Test Frequency : 100KHz /1V


2. All test data referenced to 25  $^\circ\!\mathbb{C}$  ambient

3. Isat : Saturation Current (Isat) will cause L0 to drop approximately 30%.

4. Irms : Heat Rated Current (Irms) will cause the coil temperature rise approximately  $\Delta T$  of 40°C


5. Rated DC current : The lower value of Irms and Isat.


## Materials




No.	Description	Specification	
1	Core	Ferrite Core	
2	Wire	Enameled Copper Wire	
3	Glue	Epoxy with magnetic powder	
4	Terminal	Ag/Ni/Sn+Sn Solder	


# **TYPICAL PERFORMANCE CURVES**











JNR 4018H-1R8

IDC(A)

2.48

1.66

JNR 4018H-1R2

100.0

80.0

60.0

40.0

20.0

0.0

4.14

3.31

∆T(°C)

1.60


1.28


Inductance (uH) 96'0


0.32

0.00


0.83















JNR 4018H-2R7













IDC(A)

1.02

0.68

JNR 4018H-7R5

80.0

64.0

48.0 ⊽1(₀)

32.0

16.0

0.0

1.70

1.36

9.00


7.20

(H) 5.40 3.60


1.80

0.00


0.34





















# **Appearance criterion**


#### 1 . Core chipping

The appearance standard of the chipping size on top side, and bottom side ferrite core is listed below. Chip off is generated during molding and manufacturing process.

Chip off acceptance limits subjected to the product size.

Our current Defect limit is based on the IPC-A-610.

Some chip off does not impact the product function, see the IPC standard 1 & 2.




L	$\leq$ 50 % of the length
W	$\leq$ 25 % of the width

Defects usually occur at the corners and edges of the product, There will be a slight defect black and rough, but not exposed copper, and does not affect the product performance and reliability.

#### 2 Void appearance tolerance Limit

Size of voids occurring to coating resin is specified below.




Exposed wire tolerance limit of coating resin part on product side. Size of exposed wire occurring to coating resin is specified below.


- 1. Width direction (dimension a) : Acceptable when  $a \leq w/2$ .
- 2. Length direction (dimension b) : Dimension b is not specified.
- 3. The total area of exposed wire occurring to each sides is not greater than 50% of coating resin area, and is acceptable.

#### 3 . External appearance criterion for exposed wire


Exposed winding wire at the secondary side is regarded as qualified product.



### 4、 Electrode appearance criterion for exposed wire








# • Packaging Quantity

Size	Reel	
JNR 4018H	3500	

• Tearing Off Force



The force for tearing off cover tape is 10 to 130 grams in the arrow direction under the following conditions (referenced ANSI/EIA-481-D-2008 of 4.11 standard).

Tearing Speed	Room Temp.	Room Humidity	Room atm
mm	(°C)	(%)	(hPa)
300±10%	5~35	45~85	860~1060

# Application Notice

· Storage Conditions(component level)

To maintain the solderability of terminal electrodes:

- 1. Products meet IPC/JEDEC J-STD-020E standard-MSL, level 1.
- 2. Temperature and humidity conditions: Less than 40  $^\circ\!\mathrm{C}$  and 60% RH.
- 3. Recommended products should be used within 12 months form the time of delivery.
- 4. The packaging material should be kept where no chlorine or sulfur exists in the air.

Transportation

- 1. Products should be handled with care to avoid damage or contamination from perspiration and skin oils.
- 2. The use of tweezers or vacuum pick up is strongly recommended for individual components.
- 3. Bulk handling should ensure that abrasion and mechanical shock are minimized.