

16-Channel, 16-Bit, ES-PWM, Full Self-Diagnosis LED Driver for 7-Bit DC and 7-Bit Global BC LED Lamp

Check for Samples: TLC5948A

FEATURES

- 16 Constant-Current Sink Output Channels
- Sink Current Capability with Maximum DC and BC Data:
 - 2 mA to 45 mA (V_{CC} ≤ 3.6 V)
 - 2 mA to 60 mA ($V_{CC} > 3.6 \text{ V}$)
- Dot Correction (DC):
 - 7-Bit (128 Steps) with 0% to 100% Range
- Global Brightness Control (BC):
 - 7-Bit (128 Steps) with 25% to 100% Range
- Grayscale Control (GS) with Enhanced Spectrum or Conventional PWM:
 - 16-Bit (65,536 Steps)
- LED Power-Supply Voltage: Up to 10 V
- VCC: 3.0 V to 5.5 V
- Constant-Current Accuracy:
 - Channel-to-Channel: ±0.6% (typ), ±2% (max)
 - Device-to-Device: ±1% (typ), ±4% (max)
- Data Transfer Rate: 33 MHz
- Grayscale Control Clock: 33 MHz
- Auto Display Repeat and Auto Data Refresh
- Display Timing Reset
- Power-Save Mode to Minimize VCC Current
- LOD and LSD with Invisible Detection Mode (IDM)
- Output Leakage Detection (OLD)

- Current Reference Terminal Short Flag (ISF)
- Thermal Shutdown (TSD) and Error Flag (TEF)
- Pre-Thermal Warning (PTW)
- Four-Channel Grouped Delay Switching to Prevent Inrush Current
- Operating Temperature: –40°C to +85°C


APPLICATIONS

- LED Video Displays
- LED Signboards

DESCRIPTION

The TLC5948A is a 16-channel, constant-current sink LED driver. Each channel has an individually-adjustable, pulse width modulation (PWM) grayscale (GS) brightness control with 65,536 steps and 128 steps of constant-current dot correction (DC). DC adjusts brightness deviation between channels. All channels have a 128-step global brightness control (BC). BC adjusts brightness deviation with other LED drivers. GS, DC, and BC data are accessible with a serial interface port.

The TLC5948A has six error flags: LED open detection (LOD), LED short detection (LSD), output leakage detection (OLD), reference current terminal short flag detection (ISF), pre-thermal warning (PTW), and thermal error flag (TEF). The error detection results can be read with a serial interface port.



Typical Application Circuit (Multiple Daisy-Chained TLC5948As)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE AND ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
	CCOD 24 OCOD 24	DDO	TLC5948ADBQR	Tape and Reel, 2500
TI 05049A	SSOP-24, QSOP-24	DBQ	TLC5948ADBQ	Tube, 50
TLC5948A	LITCCOD OA Dawa DADIM	DWD	TLC5948APWPR	Tape and Reel, 2000
	HTSSOP-24 PowerPAD™	PWP	TLC5948APWP	Tube, 60

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

		VALU	VALUE	
		MIN	MAX	UNIT
	VCC	-0.3	+6.0	V
Valta = (2)	SIN, SCLK, LAT, GSCLK, IREF	-0.3	$V_{CC} + 0.3$	V
Voltage ⁽²⁾	SOUT	-0.3	V _{CC} + 0.3	V
	OUT0 to OUT15	-0.3	+11	V
Current	OUT0 to OUT15		+70	mA
Tomporoture	Operating junction, T _J (max)		+150	°C
Temperature	Storage, T _{stg}	-55	+150	°C
Electrostatic discharge (ESD) ratings:	Human body model (HBM)		4000	V
	Charged device model (CDM)		2000	V

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

THERMAL INFORMATION

		TLC59	TLC5948A		
THERMAL METRIC ⁽¹⁾		DBQ (SSOP, QSOP)	PWP (HTSSOP)	UNITS	
		24 PINS	24 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	80.4	39.9		
θ_{JCtop}	Junction-to-case (top) thermal resistance	44.2	23.2		
θ_{JB}	Junction-to-board thermal resistance	33.5	21.5	°C/W	
ΨЈТ	Junction-to-top characterization parameter	8.8	0.6	3C/VV	
ΨЈВ	Junction-to-board characterization parameter	33.2	21.3		
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	3.8		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltages are with respect to device ground terminal.

www.ti.com

RECOMMENDED OPERATING CONDITIONS

At $T_A = -40$ °C to +85°C and $V_{CC} = 3$ V to 5.5 V, unless otherwise noted.

			TI		
	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
DC CHARAC	TERISTICS		•		
V _{CC}	Supply voltage		3.0	5.5	V
Vo	Voltage applied to output	OUT0 to OUT15		10	V
V _{IH}	High-level input voltage	SIN, SCLK, LAT, GSCLK	0.7 × V _{CC}	V _{CC}	V
V _{IL}	Low-level input voltage	SIN, SCLK, LAT, GSCLK	GND	$0.3 \times V_{CC}$	V
I _{OH}	High-level output current	SOUT		-2	mA
I _{OL}	Low-level output current	SOUT		2	mA
1	Constant output sink ourrent	OUT0 to OUT15, 3 V ≤ V _{CC} ≤ 3.6 V		45	mA
l _{OLC}	Constant output sink current	OUT0 to OUT15, 3.6 V < V _{CC} ≤ 5.5 V		60	mA
T _A	Operating free-air temperature range		-40	+85	°C
T _J	Operating junction temperature range		-40	+125	°C
AC CHARAC	TERISTICS				
f _{CLK (SCLK)}	Data shift clock frequency	SCLK		33	MHz
f _{CLK (GSCLK)}	Grayscale control clock frequency	GSCLK		33	MHz
t _{WH0}		SCLK	10		ns
t _{WL0}		SCLK	10		ns
t _{WH1}	Pulse duration	GSCLK	10		ns
t _{WL1}		GSCLK	10		ns
t _{WH2}		LAT	30		ns
t _{SU0}		SIN↑↓ to SCLK↑	5		ns
t _{SU1}		LAT↑ to SCLK↑	120		ns
t _{SU2}	Setup time	LAT↑ for BLANK bit '0' set to GSCLK↑	50		ns
t _{SU3}		LAT↑ for GS data written to GSCLK↑ when display time reset mode is enabled	100		ns
t _{H0}	Hold time	SCLK↑ to SIN↑↓	5		ns
t _{H1}	Hold time	SCLK↑ to LAT↑	5		ns



ELECTRICAL CHARACTERISTICS

At $T_A = -40$ °C to +85°C and $V_{CC} = 3$ V to 5.5 V. Typical values at $T_A = +25$ °C and $V_{CC} = 3.3$ V, unless otherwise noted.

					TLC5948A		
	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage (SOUT)	I _{OH} = -2 mA		V _{CC} - 0.4		V _{CC}	V
V_{OL}	Low-level output voltage (SOUT)	I _{OL} = 2 mA				0.4	V
V_{LOD0}		All OUT <i>n</i> = on, detection voltage	code = 0h	0.25	0.30	0.35	V
V _{LOD1}	15D d-tti thh-ld	All OUT <i>n</i> = on, detection voltage	code = 1h	0.55	0.6	0.65	V
V_{LOD2}	LED open-detection threshold	All OUTn = on, detection voltage	code = 2h	0.85	0.9	0.95	V
V_{LOD3}		All OUT <i>n</i> = on, detection voltage	code = 3h	1.15	1.2	1.25	V
V _{LSD0}		All OUTn = on, detection voltage	code = 0h	0.30 × V _{CC}	0.35 × V _{CC}	0.40 × V _{CC}	V
V _{LSD1}		All OUT <i>n</i> = on, detection voltage	code = 1h	0.40 × V _{CC}	0.45 × V _{CC}	0.50 × V _{CC}	V
V _{LSD2}	LED short-detection threshold	All OUTn = on, detection voltage	code = 2h	0.50 × V _{CC}	0.55 × V _{CC}	0.60 × V _{CC}	V
V_{LSD3}		All OUTn = on, detection voltage	code = 3h	0.60 × V _{CC}	0.65 × V _{CC}	0.70 × V _{CC}	V
V _{IREF}	Reference voltage output	$R_{IREF} = 1.1 \text{ k}\Omega$		1.17	1.20	1.23	V
I _{IN}	Input current (SIN, SCLK, LAT, GSCLK)	V _{IN} = V _{CC} or GND		-1		1	μA
I _{CC0}		SIN, SCLK, LAT, and GSCLK = GSn = FFFFh, DCn and BC = 7f R _{IREF} = open (all outputs off)			1.5	3	mA
I _{CC1}		SIN, SCLK, LAT, and GSCLK = GND, BLANK = 1, GS n = FFFFh, DC n and BC = 7Fh, V_{OUTn} = 0.8 V, R_{IREF} = 2.2 k Ω (all outputs off, I_{OUTn} = 23.1 mA target)			5	7	mA
I _{CC2}		SIN, SCLK, and LAT = GND, BLANK = 0, auto display repeat enabled, GSCLK = 33 MHz, GS n = FFFFh, DC n and BC = 7Fh, V _{OUTn} = 0.8 V, R _{IREF} = 2.2 k Ω (I _{OUT} = 23.1 mA target)			7	9	mA
I _{CC3}	Supply current (V _{CC})	SIN, SCLK, and LAT = GND, BL repeat enabled, GSCLK = 33 Mt DCn and BC = 7Fh, V _{OUTn} = 0.8 (I _{OUT} = 46.1 mA target)	Hz, GS <i>n</i> = FFFFh,		11	14	mA
I _{CC4}		V_{CC} = 5.0 V, SIN, SCLK, and LA auto display repeat enabled, GS GSn = FFFFh, DCn and BC = 7t R _{IREF} = 0.91 kΩ (I _{OUT} = 55.8 mA	CLK = 33 MHz, Fh, $V_{OUTn} = 0.8 V,$		13	18	mA
I _{CC5}		$V_{\rm CC} = 5.0$ V, SIN, SCLK, LAT, and GSCLK = GND, BLANK = 0, auto display repeat enabled, GS n = 0000h, DC n and BC = 7Fh, in power-save mode, $V_{\rm OUTn} = 0.8$ V, R _{IREF} = 0.91 k Ω ($I_{\rm OUT} = 55.8$ mA target)			10	40	μА
I _{OLC0}	Constant output sink current	All OUT n = on, DC n and BC = 7Fh, $V_{OUTn} = V_{OUTfix} = 0.8 \text{ V}$, $R_{IREF} = 1.1 \text{ k}\Omega$, $T_A = +25^{\circ}\text{C}$ ($I_{OLCn} = 46.1 \text{ mA target}$)		43.4	46.1	48.8	mA
I _{OLC1}	(OUT0 to OUT15)	$V_{\rm CC}$ = 5.0 V, All OUT n = on, DC n and BC = 7Fh, $V_{\rm OUTh}$ = $V_{\rm OUThx}$ = 0.8 V, R _{IREF} = 0.91 k Ω , T _A = +25°C (I _{OLCn} = 55.8 mA target)		52.5	55.8	59.1	mA
I _{OLKG0}		All $OUTn = off$, $BLANK = 1$,	$T_J = +25^{\circ}C$			0.1	μA
I _{OLKG1}	Output leakage current (OUT0 to OUT15)	$V_{OUTn} = V_{OUTfix} = 10 \text{ V},$	All OUT $n = \text{OIT}$, BLANK = 1, $V_{\text{OUT}n} = V_{\text{OUTfix}} = 10 \text{ V}$, $T_{\text{J}} = +85^{\circ}\text{C}^{(1)}$			0.2	μA
I _{OLKG2}	(20.0.0.00.10)	$R_{IREF} = 1.1 \text{ k}\Omega$	$T_J = +125^{\circ}C^{(1)}$		0.3	0.8	μA

Product Folder Links: TLC5948A

⁽¹⁾ Not tested; specified by design.



ELECTRICAL CHARACTERISTICS (continued)

At $T_A = -40^{\circ}\text{C}$ to +85°C and $V_{CC} = 3 \text{ V}$ to 5.5 V. Typical values at $T_A = +25^{\circ}\text{C}$ and $V_{CC} = 3.3 \text{ V}$, unless otherwise noted.

			TI	LC5948A		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔI_{OLC0}	Constant-current error (channel-to-channel, OUT0 to OUT15) (2)	All OUT n = on, DC n and BC = 7Fh, V_{OUTn} = V_{OUTfix} = 0.8 V, R_{IREF} = 1.1 k Ω , T_A = +25°C (I_{OUTn} = 46.1 mA target)		±0.6	±2	%
ΔI _{OLC1}	Constant-current error (device-to-device, OUT0 to OUT15) ⁽³⁾	All OUT n = on, DC n and BC = 7Fh, V_{OUTn} = V_{OUTfix} = 0.8 V, R_{IREF} = 1.1 k Ω , T_A = +25°C (I_{OUTn} = 46.1 mA target)		±1	±4	%
ΔI _{OLC2}	Line regulation (OUT0 to OUT15) ⁽⁴⁾	V_{CC} = 3.0 V to 5.5 V, all OUT n = on, DC n and BC = 7Fh, V_{OUTn} = V_{OUTfix} = 0.8 V, R_{IREF} = 1.1 kΩ (I_{OUTn} = 46.1 mA target)		±0.1	±1	%/V
ΔI _{OLC3}	Load regulation (OUT0 to OUT15) ⁽⁵⁾	All OUT n = on, DC n and BC = 7Fh, V _{OUTn} = 0.8 V to 3.0 V, V _{OUTfix} = 0.8 V, R _{IREF} = 1.1 k Ω (I _{OUTn} = 46.1 mA target)		±0.1	±1	%/V
T _{TEF}	Thermal error flag threshold	Junction temperature (6)	150	165	180	°C
T _{HYS}	Thermal error flag hysteresis	Junction temperature (6)	5	10	20	°C
T _{PTW}	Pre-thermal warning threshold	Junction temperature (6)	125	138	150	°C

The deviation of each output from the OUT0 to OUT15 constant-current average. Deviation is calculated by the formula:

$$\Delta \text{ (\%)} = 100 \times \left[\frac{I_{OLC(n)}}{\left[\frac{(I_{OLC(0)} + I_{OLC(1)} + \dots + I_{OLC(14)} + I_{OLC(15)})}{16} \right]} - 1 \right]$$

Deviation of the OUT0 to OUT15 constant-current average from the ideal constant-current value. Deviation is calculated by the formula:

$$\Delta \text{ (\%)} = 100 \times \left[\frac{\left(I_{\text{OLC(0)}} + I_{\text{OLC(1)}} + \dots I_{\text{OLC(14)}} + I_{\text{OLC(15)}} \right)}{16} \right] - \text{(Ideal Output Current)}$$
Ideal Output Current

Ideal current is calculated by the formula:

Ideal current is calculated by th

$$I_{OLCn(IDEAL)} \text{ (mA)} = 42.3 \times \left[\frac{1.20}{R_{IREF}} \right]$$

(4) Line regulation is calculated by the formula:
$$\Delta \, (\%/V) = \left[\frac{(I_{OLC(n)} \text{ at } V_{CC} = 5.5 \text{ V}) - (I_{OLC(n)} \text{ at } V_{CC} = 3.0 \text{ V})}{(I_{OLC(n)} \text{ at } V_{CC} = 3.0 \text{ V})} \right] \times \frac{100}{5.5 \text{ V} - 3.0 \text{ V}}$$

where n = 0 to 15.

where n = 0 to 15. Load regulation is calculated by the equation:
$$\Delta \ (\%/V) = \times \left[\frac{(I_{OLC(n)} \ at \ V_{OUTn} = 3 \ V) - (I_{OLC(n)} \ at \ V_{OUTn} = 0.8 \ V)}{(I_{OLC(n)} \ at \ V_{OUTn} = 0.8 \ V)} \right] \times \frac{100}{3 \ V - 0.8 \ V}$$

where n = 0 to 15.

Not tested; specified by design.



SWITCHING CHARACTERISTICS (See Figure 4, Figure 5, and Figure 8 through Figure 11)

At $T_A=-40^{\circ}C$ to +85°C, $V_{CC}=3$ V to 5.5 V, $C_L=15$ pF, $R_L=82$ Ω , $R_{IREF}=1.1$ k Ω , and $V_{LED}=5.0$ V. Typical values at $V_{CC}=3.3$ V and $T_A=+25^{\circ}C$, unless otherwise noted.

			TL	.C5948A		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{R0}	Rise time	SOUT			5	ns
t _{R1}	Kise time	OUTn, DCn and $BC = 7Fh$		13		ns
t _{F0}	Fall time	SOUT			5	ns
t _{F1}	rall time	OUTn, DCn and $BC = 7Fh$		23		ns
t _{D0}		SCLK↑ to SOUT↑↓		15	25	ns
t _{D1}		LAT↑ for BLANK = 1 set to OUT0, 7, 8, and 15 off		40	75	ns
t _{D2}		GSCLK↑ to OUT0, 7, 8, and 15 on/off with DCn and BC = 7Fh	5	36	65	ns
t _{D3}		GSCLK↑ to OUT1, 6, 9, and 14 on/off with DCn and BC = 7Fh	20	62	97	ns
t _{D4}	Dranagation dalay	GSCLK↑ to OUT2, 5, 10, and 13 on/off with DCn and BC = 7Fh	35	88	129	ns
t _{D5}	Propagation delay	GSCLK↑ to OUT3, 4, 11, and 12 on/off with DCn and BC = 7Fh	50	114	161	ns
t _{D6}		LAT↑ to power-save mode by writing data for OUT <i>n</i> off with BLANK = 1 and PSMODE = 110			200	ns
t _{D7}		SCLK↑ to normal mode with PSMODE = 101 or LAT ↑ to normal mode by writing GS data for OUT <i>n</i> on with BLANK = 1 and PSMODE = 110			50	μs
t _{ON_ERR}	Output on-time error ⁽¹⁾	$t_{OUTON} - t_{GSCLK}$, $GSn = 0001h$, $GSCLK = 33$ MHz, DCn and $BC = 7Fh$, $T_A = +25^{\circ}C$	-20		10	ns

⁽¹⁾ Output on-time error (t_{ON_ERR}) is calculated by the formula: $t_{ON_ERR} = t_{OUT_ON} - t_{GSCLK}$. t_{OUTON} is the actual on-time of the constant-current driver. t_{GSCLK} is the GSCLK period.



PARAMETER MEASUREMENT INFORMATION

PIN-EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




Figure 1. SIN, SCLK, LAT, GSCLK






Figure 2. SOUT



(1) n = 0 to 15.

Figure 3. OUT0 Through OUT15

TEST CIRCUITS



- (1) n = 0 to 15.
- (2) C_L includes measurement probe and jig capacitance.

VCC SOUT V_{CC} C_L⁽¹⁾ **GND**

Figure 5. Rise Time and Fall Time Test Circuit for

SOUT

(1) C_L includes measurement probe and jig capacitance.

Figure 4. Rise Time and Fall Time Test Circuit for OUT_n


VCC OUT0 V_{CC} OUTn⁽¹⁾ **IREF** RIREF GND OUT15 V_{OUTn} V_{OUTfix}


(1) n = 0 to 15.

Figure 6. Constant-Current Test Circuit for OUTn




TIMING DIAGRAMS





(1) Input pulse rise and fall time is 1 ns to 3 ns.


Figure 7. Input Timing



(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 8. Output Timing





- (1) RSV = reserved.
- (2) t_{OUTON} refers to $t_{ON_ERR} = t_{OUTON} t_{GSCLK}$.

Figure 9. Grayscale Data Write Timing







Figure 10. Power-Save Mode Timing

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated






(1) NV = Not valid; these data are not used for any function.

Figure 11. Control Data Write Timing



PIN CONFIGURATION

DBQ AND PWP PACKAGES SSOP-24, QSOP-24, HTSSOP-24 (TOP VIEW)



NOTE: The PowerPAD only applies to the PWP package.




PIN DESCRIPTIONS

PI	IN .		FIN DESCRIPTIONS
NAME	NO.	1/0	DESCRIPTION
GND	1	_	Power ground
GSCLK	21	I	Grayscale (GS) pulse width modulation (PWM) reference clock control for OUT <i>n</i> . When BLANK = 0, each GSCLK rising edge increments the GS counter for PWM control. When BLANK = 1, all constant-current outputs (OUT0 to OUT15) are forced off, the GS counter is reset to '0', and the GS PWM timing controller is initialized.
IREF	23	I/O	Reference current terminal. A resistor connected between IREF to GND sets the maximum current for all constant-current outputs. When IREF is shorted to GND with low resistance, all constant-current outputs are forced off and the IREF short flag (ISF) bit in the status information data (SID) is set to '1'.
LAT	4	I	The LAT rising edge either latches the data from the 257-bit common shift register into the first GS data latch when the common shift register MSB is '0' or it latches the data into the first control data latch when the common shift register MSB is '1'. When the display timing reset bit (TMGRST) in the first control data latch is '1', the GS counter is initialized at the LAT signal for GS data writes. At the same time, the data in the 257-bit common shift register are copied to the first and second GS data latches simultaneously and the DC and BC data in the first control data latch are copied to the second data latch.
OUT0	5	0	
OUT1	6	0	
OUT2	7	0	
OUT3	8	0	
OUT4	9	0	
OUT5	10	0	
OUT6	11	0	
OUT7	12	0	Constant-current outputs. Multiple outputs can be configured in parallel to increase the constant-current capability.
OUT8	13	0	Different voltages can be applied to each output.
OUT9	14	0	
OUT10	15	0	
OUT11	16	0	
OUT12	17	0	
OUT13	18	0	
OUT14	19	0	
OUT15	20	0	
SCLK	3	I	Serial data shift clock. Data present on SIN are shifted to the 257-bit common shift register LSB with the SCLK rising edge. Data in the shift register are shifted towards the MSB at each SCLK rising edge. The common shift register MSB appears on SOUT.
SIN	2	I	257-bit common shift register serial data input.
SOUT	22	0	257-bit common shift register serial data output. LED open detection (LOD), LED short detection (LSD), output leak detection (OLD), thermal error flag (TEF), and the IREF pin short flag (ISF) bit can be read out with SOUT as SID after the LAT rising edge. SOUT is connected to the 257-bit common shift register MSB. Data are clocked out at the SCLK rising edge.
VCC	24	_	Power-supply voltage




FUNCTIONAL BLOCK DIAGRAM








TYPICAL CHARACTERISTICS


At $T_A = +25$ °C, unless otherwise noted.




















TYPICAL CHARACTERISTICS (continued)


At $T_A = +25$ °C, unless otherwise noted.














Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (continued)

At $T_A = +25$ °C, unless otherwise noted.




Figure 24.



DETAILED DESCRIPTION

MAXIMUM CONSTANT SINK CURRENT VALUE

The maximum output current value of each channel (I_{OLCMax}) is programmed by a single resistor (R_{IREF}) that is placed between the IREF and GND pins. The current value can be calculated by Equation 1:

$$R_{IREF} = \frac{V_{IREF}}{I_{OLCMax}} \times 42.3$$

Where:

 V_{IREF} = the internal reference voltage on IREF (typically 1.20 V when the global brightness control data are at maximum)

$$I_{OLCMax} = 2 \text{ mA to } 60 \text{ mA with DC} n \text{ and BC} = 7\text{Fh}$$
 (1)

 I_{OLCMax} is the highest current for each output. Each output sinks I_{OLCMax} current when it is turned on, and the dot correction (DC) data and the global brightness control (BC) data are set to the maximum value of 7Fh (127). Each output sink current can be reduced by lowering the DC and BC value.

 R_{IREF} must be between 0.846 k Ω and 25.4 k Ω in order to hold I_{OLCMax} between 60 mA (typ) and 2 mA (typ). Otherwise, the output may be unstable. Output currents lower than 2 mA can be achieved by setting I_{OLCMax} to 2 mA or higher and then using DC or global BC to lower the output current.

Table 1 shows the characteristics of the constant-current sink versus the external resistor, R_{IRFF}.

Table 1. Maximum Constant-Current Output versus External Resistor Value

I _{OLCMax} (mA)	R _{IREF} (kΩ, typ)
60 (V _{CC} > 3.6 V only)	0.846
55 (V _{CC} > 3.6 V only)	0.923
50 (V _{CC} > 3.6 V only)	1.02
45	1.13
40	1.27
35	1.45
30	1.70
25	2.03
20	2.53
15	3.38
10	5.08
5	10.2
2	25.4



DOT CORRECTION (DC) FUNCTION

The TLC5948A can individually adjust the output current of each channel (OUT0 to OUT15) by using DC. The DC function allows the brightness deviations of the LEDs connected to each output to be individually adjusted. Each output DC is programmed with a 7-bit word, so the value is adjusted with 128 steps within the range of 0% to 100% of I_{OLCMax}. Equation 2 calculates the actual output current value as a function of R_{IREF}, DC value, and global BC value. DC data are programmed into the TLC5948A with the serial interface. When the device is powered on, the DC data in the first and second control data latches contain random data. Therefore, DC data must be written to the DC data latch before turning the constant-current outputs on. Table 2 summarizes the DC data value versus the set current value.

Table 2. DC Data versus Current Ratio and Set Current Value

	DC DATA			RATIO OF		
BINARY	DECIMAL	HEX	BC DATA (Hex)	OUTPUT CURRENT TO I _{OLCMax} (%)	I _{OUT} (mA) (I _{OLCMax} = 45 mA, typical)	I _{OUT} (mA) (I _{OLCMax} = 2 mA, typical)
000 0000	0	00	7F	0	0	0
000 0001	1	01	7F	0.8	0.35	0.02
000 0010	2	02	7F	1.6	0.71	0.03
_	_	_	_	_	_	_
111 1101	125	7D	7F	98.4	44.29	1.97
111 1110	126	7E	7F	99.2	44.65	1.98
111 1111	127	7F	7F	100.0	45.00	2.00

GLOBAL BRIGHTNESS CONTROL (BC) FUNCTION

The TLC5948A has the ability to adjust the output current of all constant-current outputs simultaneously. This function is called *global brightness control* (BC). The global BC for all outputs (OUT0 to OUT15) is programmed with a 7-bit word. The global BC adjusts all output currents in 128 steps from 25% to 100%, where 100% corresponds to the maximum output current set by R_{IREF} . Equation 2 calculates the actual output current as a function of R_{IREF} , DC value, and global BC value. BC data can be set via the serial interface. When the device is powered on, the BC data in the first and second control data latches contain random data. Therefore, BC data must be written to the BC data latch before turning the constant-current output on.

The output current value controlled by DC and BC can be calculated by Equation 2.

$$I_{OUTn} = \left(\frac{1}{4} + \frac{3/4 \times BC}{127}\right) \times \frac{DCn}{127} \times I_{OLCMax}$$

Where:

 I_{OLCMax} = the maximum constant-current value for each output determined by R_{IREF}

DCn = the dot correction value for each OUTn in the second control data latch (0h to 7Fh)

BC = the global brightness control value in the second control data latch (0h to 7Fh)

(2)



Table 3 and Table 4 summarize the BC data versus the set current value.

Table 3. BC Data versus Constant-Current Ratio and Set Current Value

	BC DATA			RATIO OF		
BINARY	DECIMAL	HEX	DC DATA (Hex)	OUTPUT CURRENT TO I _{OLCMax} (%)	I _{OUT} (mA) (I _{OLCMax} = 45 mA, typ)	I _{OUT} (mA) (I _{OLCMax} = 2 mA, typ)
000 0000	0	00	7F	25.0	11.25	0.50
000 0001	1	01	7F	25.6	11.52	0.51
000 0010	2	02	7F	26.2	11.78	0.52
_	_	_	_	_	_	_
111 1101	125	7D	7F	98.8	44.47	1.98
111 1110	126	7E	7F	99.4	44.73	1.99
111 1111	127	7F	7F	100.0	45.00	2.00

Table 4. DC and BC Data versus Current Ratio and Set Current Value

BC DATA (Hex)	DC DATA (Hex)	RATIO OF OUTPUT CURRENT TO I _{OLCMax} (%)	I _{OUT} (mA) (I _{OLCMax} = 45 mA, typical)	I _{OUT} (mA) (I _{OLCMax} = 2 mA, typical)
00	3F	12.4	5.58	0.25
01	3F	12.7	5.71	0.25
02	3F	13.0	5.84	0.26
_	_	_	_	_
7D	3F	49.0	22.06	0.98
7E	3F	49.3	22.19	0.99
7F	3F	49.6	22.32	0.99

GRAYSCALE (GS) FUNCTION (PWM CONTROL)

The TLC5948A can adjust the brightness of each output channel using a pulse width modulation (PWM) control scheme. The architecture of 16 bits per channel results in 65,536 brightness steps, from 0% up to 100% brightness.

The PWM operation for OUT*n* is controlled by a 16-bit grayscale (GS) counter. The GS counter increments on each GS reference clock (GSCLK) rising edge. The GS counter resets to 0000h when the BLANK bit in the first control data latch is set to '1'; the counter value is held at 0000h while the BLANK bit is '1', even if the GS clock input is toggled high and low.

The TLC5948A has two types of PWM control: conventional PWM control and enhanced spectrum (ES) PWM control. The conventional PWM control can be selected when the ESPWM bit in the first control data latch is '0'. The ES PWM control is selected when the ESPWM bit is '1'.

The on-time $(t_{OUT\ ON})$ of each output (OUTn) can be calculated by Equation 3.

 $t_{OUT\ ON} = t_{GSCLK} \times GSn$ (3)



Table 5 summarizes the GS data values versus the output on-time duty cycle. When the device powers up, the BLANK bit in the first control data latch is set to '1'. The 257-bit common shift register and the first and second GS data latches contain random data. Therefore, GS data must be written to the GS latches before the BLANK bit is set to '0'. All constant-current outputs are off when the BLANK bit is '1'.

Table 5. Output Duty Cycle and On-Time versus GS Data


GS DATA			GS DATA		
DECIMAL	HEX	ON-TIME DUTY (%)	DECIMAL	HEX	ON-TIME DUTY (%)
0	0	0	32768	8000	50.001
1	1	0.002	32769	8001	50.002
2	2	0.003	32770	8002	50.004
3	3	0.005	32771	8003	50.005
_	_	_	_	_	_
8191	1FFF	12.499	40959	9FFF	62.499
8192	2000	12.500	40960	A000	62.501
8193	2001	12.502	40961	A001	62.502
_	_	_	_	_	_
16381	3FFD	24.996	49149	BFFD	74.997
16382	3FFE	24.997	49150	BFFE	74.998
16383	3FFF	24.999	49151	BFFF	75.000
16384	4000	25.000	49152	C000	75.001
16385	4001	25.002	49153	C001	75.003
16386	4002	25.003	49154	C002	75.004
16387	4003	25.005	49155	C003	75.006
_	_	_	_	_	_
24575	5FFF	37.499	57343	DFFF	87.500
24576	6000	37.501	57344	E000	87.501
24577	6001	37.502	57345	E001	87.503
_	_	_	_	_	_
32765	7FFD	49.996	65533	FFFD	99.997
32766	7FFE	49.998	65534	FFFE	99.998
32767	7FFF	49.999	65535	FFFF	100.000

Conventional PWM Control

In this PWM control, the GS clock is enabled when the BLANK bit is set to '0'. The first GS clock rising edge after the BLANK bit is set to '0' increments the GS counter by one and switches on all outputs with a non-zero GS value programmed into the second GS data latch. Each additional GS clock rising edge increases the corresponding GS counter by one.

The GS counter keeps track of the number of clock pulses from the GS clock inputs. Each output stays on while the counter is less than or equal to the programmed GS value. Each output turns off at the GS counter value rising edge when the counter becomes greater than the output GS latch value. Figure 25 illustrates the conventional PWM operation.





- (1) The internal signal is generated when LAT inputs GS data with the display timing reset bit (TMGRST) set to '1'. This signal has the same function as a BLANK = 1 pulse. Furthermore, the signal is generated at the 65,536th GSCLK when the auto display repeat bit (DSPRPT) is set to '1'.
- (2) The GS counter begins to count GSCLK pulses after the BLANK bit is set to '0' or when the LAT signal for a GS data write is input with the display time reset mode enabled.
- (3) OUT*n* turns on at the first GSCLK rising edge except when GS data are '0' after the BLANK bit is set to '0' or when the LAT signal for a GS data write is input with the display time reset mode enabled.
- (4) OUTn does not turn on again until BLANK is set to '1' once, except when the TMGRST or DSPRPT bits are '1'.

Figure 25. Conventional PWM Operation

Enhanced Spectrum (ES) PWM Control


In this PWM control, the total display period is divided into 128 display segments. The total display period is the time from the first GS clock (GSCLK) to the 65,536th GSCLK input after the BLANK bit is set to '0'. Each display segment has a maximum of 512 GSCLKs. The OUT*n* on-time changes, depending on the 16-bit GS data. Refer to Table 6 for the sequence of information and to Figure 26 for the timing information.



Table 6. ES PWM Drive Turn On-Time Length

GS DATA				
DECIMAL	HEX	OUT n DRIVER OPERATION		
0	0000h	Does not turn on		
1	0001h	Turns on for one GSCLK period in the first display segment		
2	0002h	Turns on for one GSCLK period in the first and 65th display segments		
3	0003h	Turns on for one GSCLK period in the first, 65th, and 33th display segments		
4	0004h	Turns on for one GSCLK period in the first, 65th, 33th, and 97th display segments		
5	0005h	Turns on for one GSCLK period in the first, 65th, 33th, 97th, and 17th display segments		
6	0006h	Turns on for one GSCLK period in the first, 65th, 33th, 97th, 17th, and 81th display segments		
_	_	The number of display segments where OUT n is turned on for one GSCLK is incremented by increasing GS data in the following order: $1 > 65 > 33 > 97 > 17 > 81 > 49 > 113 > 9 > 73 > 41 > 105 > 25 > 89 > 57 > 121 > 5 > 69 > 37 > 101 > 21 > 85 > 53 > 117 > 13 > 77 > 45 > 109 > 29 > 93 > 61 > 125 > 3 > 67 > 35 > 99 > 19 > 83 > 51 > 115 > 11 > 75 > 43 > 107 > 27 > 91 > 59 > 123 > 7 > 71 > 39 > 103 > 23 > 87 > 55 > 119 > 15 > 79 > 47 > 111 > 31 > 95 > 63 > 127 > 2 > 66 > 34 > 98 > 18 > 82 > 50 > 114 > 10 > 74 > 42 > 106 > 26 > 90 > 58 > 122 > 6 > 70 > 38 > 102 > 22 > 86 > 54 > 118 > 14 > 78 > 46 > 110 > 30 > 94 > 62 > 126 > 4 > 68 > 36 > 100 > 20 > 84 > 52 > 116 > 12 > 76 > 44 > 108 > 28 > 92 > 60 > 124 > 8 > 72 > 40 > 104 > 24 > 88 > 56 > 120 > 16 > 80 > 48 > 112 > 32 > 96 > 64 > 128.$		
127	007Fh	Turns on for one GSCLK period in the first to 127th display segments, but does not turn on in the 128th display segment		
128	0080h	Turns on for one GSCLK period in all display segments (first to 128th)		
129	0081h	Turns on for two GSCLK periods in the first display period and for one GSCLK period in all other display periods		
_	_	The number of display segments where OUT n is turned on for one GSCLK is incremented by increasing GS data in the following order: 1 > 65 > 33 > 97 > 17 > 81 > 49 > 113 > 9 > 73 > 41 > 105 > 25 > 89 > 57 > 121 > 5 > 69 > 37 > 101 > 21 > 85 > 53 > 117 > 13 > 77 > 45 > 109 > 29 > 93 > 61 > 125 > 3 > 67 > 35 > 99 > 19 > 83 > 51 > 115 > 11 > 75 > 43 > 107 > 27 > 91 > 59 > 123 > 7 > 71 > 39 > 103 > 23 > 87 > 55 > 119 > 15 > 79 > 47 > 111 > 31 > 95 > 63 > 127 > 2 > 66 > 34 > 98 > 18 > 82 > 50 > 114 > 10 > 74 > 42 > 106 > 26 > 90 > 58 > 122 > 6 > 70 > 38 > 102 > 22 > 86 > 54 > 118 > 14 > 78 > 46 > 110 > 30 > 94 > 62 > 126 > 4 > 68 > 36 > 100 > 20 > 84 > 52 > 116 > 12 > 76 > 44 > 108 > 28 > 92 > 60 > 124 > 8 > 72 > 40 > 104 > 24 > 88 > 56 > 120 > 16 > 80 > 48 > 112 > 32 > 96 > 64 > 128.		
255	00FFh	Turns on for two GSCLK periods in the first to 127th display segments and turns on one GSCLK period in the 128th display segment		
256	0100h	Turns on for two GSCLK periods in all display segments (first to 128th)		
257	0101h	Turns on for three GSCLK periods in the first display segments and for two GSCLK periods in all other display segments		
_	_	The number of display segments where OUT <i>n</i> is turned on for one GSCLK is incremented by increasing GS data in the following order: 1 > 65 > 33 > 97 > 17 > 81 > 49 > 113 > 9 > 73 > 41 > 105 > 25 > 89 > 57 > 121 > 5 > 69 > 37 > 101 > 21 > 85 > 53 > 117 > 13 > 77 > 45 > 109 > 29 > 93 > 61 > 125 > 3 > 67 > 35 > 99 > 19 > 51 > 115 > 11 > 75 > 43 > 107 > 27 > 91 > 59 > 123 > 7 > 71 > 39 > 103 > 23 > 87 > 55 > 115 > 79 > 47 > 111 > 31 > 95 > 63 > 127 > 2 > 66 > 34 > 98 > 18 > 82 > 50 > 114 > 10 > 74 > 4 > 106 > 26 > 90 > 58 > 122 > 6 > 70 > 38 > 102 > 22 > 86 > 54 > 118 > 14 > 78 > 46 > 110 > 30 > 30 > 30 > 30 > 30 > 30 > 3		
65479	FEFFh	Turns on for 511 GSCLK periods in the first to 127th display segments, but only turns on for 510 GSCLK periods in the 128th display segment		
65480	FF00h	Turns on for 511 GSCLK periods in all display segments (first to 128th)		
65481	FF01h	Turns on for 512 GSCLK periods in the first display period and for 511 GSCLK periods in the second to 128th display segments		
_		_		
65534	FFFEh	Turns on for 512 GSCLK periods in the first to 63th and 65th to 127th display segments; also turns on for 511 GSCLK periods in the 64th and 128th display segments		
65535	FFFFh	Turns on for 512 GSCLK periods in the first to 127th display segments but only turns on for 511 GSCLK periods in the 128th display segment		





(1) The internal signal is generated when LAT inputs GS data when the display timing reset bit (TMGRST) is set to '1'. This signal has the same function as BLANK = 1. Furthermore, the signal is generated at the 65,536th GSCLK when the auto display repeat bit (DSPRPT) is set to '1'.

(2) When auto display repeat is on.

Figure 26. ES PWM Operation

Submit Documentation Feedback


Copyright © 2012, Texas Instruments Incorporated



Auto Display Repeat Function

This function can repeat the total display period as long as GSCLK is present, as shown in Figure 27. This function is switched on or off by the content of the DSPRPT bit in the first control data latch.

When the DSPRPT bit is '1', auto display repeat is enabled and the entire display period automatically repeats. The entire display period only executes once after either the BLANK bit is set to '0', or after a LAT signal rising edge for a GS data write is input when the display timing reset is enabled.



(1) OUTn is not turned on until BLANK changes from '1' to '0' or until LAT changes from low to high for a GS data write with TMGRST = 1.

Figure 27. Auto Display Repeat Function


Auto Data Refresh Function

This function allows grayscale (GS) data, dot correction (DC) data, and global brightness control (BC) data to be input at any time without synchronizing the input to the display timing. If GS, DC, and BC data are sent during a display period, the input data are held in the first latch for each data register. The data are then transferred to the second latch when the 65,536th GSCLK occurs. The second latch data are used for the next display period. Refer to Figure 28 and Figure 29 for the auto data refresh function timing. However, when the BLANK bit in the first control data latch is set to '1' before the 65,536th GSCLK occurs, the first latch data immediately upload to the second latch. Also, when a LAT rising edge occurs while the BLANK bit is '1', the selected shift register data are transferred to the first and second latch at the same time. The data of bits 119-136 (BLANK, DSPRPT, TMGRST, ESPWM, LODVLT, LSDVLT, LATTMG, IDMENA, IDMRPT, IDMCUR, OLDEN, and PSMODE) in the control data latch immediately update whenever the data are written into the first latch.

Display Timing Reset Function


The display timing reset function allows initializing the display timing with a LAT rising edge for a GS data write. This function can be switched on or off with the TMGRST bit in the first control data latch. When the TMGRST bit is '1', the GS counter is reset to '0' and all outputs are forced off at the LAT rising edge for a GS data write. Furthermore, the data in the 257-bit common shift register are copied to the first and second GS data latches at the same time. In addition, the DC and BC data in the first control data latch are transferred to the second data latch simultaneously. This configuration is identical to the BLANK bit when it changes data from '0' to '1' and '1' to '0'. Therefore, the BLANK bit is not needed to control the display reset. PWM control resumes from the next GSCLK rising edge. When the TMGRST bit is '0', the GS counter is not reset and the outputs are not forced off even with a LAT rising edge.





(1) BLANK data do not change with Auto Display Repeat enabled.

Figure 28. Auto Data Refresh Function 1



- (1) The BLANK bit value is changed after the LAT rising edge.
- (2) GS, DC, and BC are controlled by new data.

Figure 29. Auto Data Refresh Function 2



REGISTER AND DATA LATCH CONFIGURATION

The TLC5948A has one common shift register and two pairs of data latches: the first and second grayscale (GS) data latches and the first and second control data latches. The common shift register is 257 bits long and the GS data latches are 256 bits long in total. The first control data latch is 137 bits long and the second latch is 119 bits long. When the common shift register MSB is '0', the least significant 256 bits from the common shift register are latched into the first GS data latch. When the MSB is '1', the data are latched into the first control data latch. Figure 30 shows the common shift register and latch configurations.




Figure 30. Common Shift Register and Control Data Latches Configuration



257-Bit Common Shift Register

The 257-bit common shift register is used to shift data from the SIN pin into the TLC5948A. The data shifted into the register are used for GS, DC, and global BC functions. The common shift register LSB is connected to SIN and the MSB is connected to SOUT. On each SCLK rising edge, the data on SIN are shifted into the LSB and all 257 bits are shifted towards the MSB. The register MSB is always connected to SOUT. When the device is powered up, the data in the 257-bit common shift register are random.

First and Second Grayscale (GS) Data Latch

The first and second GS data latches are each 256 bits long, and set the PWM timing for each constant-current output. The on-time of all constant-current outputs is controlled by the data in the second GS data latch. A LAT rising edge when the common shift register MSB is '0' shifts the least significant 256 bits of the common shift register into the first GS latch. The GS data from the first latch are copied into the second latch either when the 65,536th GSCLK occurs with the auto display repeat mode enabled, or a LAT rising edge for a GS data write occurs with the display timing reset mode enabled, or the BLANK bit in the first control data latch is set to '1'.

When the device is powered up, the data in the first and second latches are random. Therefore, GS data must be written to the GS data latches before turning on the constant-current output. The first and second GS data latch configurations are shown in Figure 31. The data bit assignment is shown in Table 7.




Figure 31. First and Second Grayscale Data Latch Configuration

CONTROLLED CONTROLLED **BIT NUMBER BIT NAME CHANNEL BIT NUMBER BIT NAME CHANNEL** GSOUT0 Bits[15:0] for OUT0 143-128 **GSOUT8** Bits[15:0] for OUT8 15-0 31-16 GSOUT1 Bits[15:0] for OUT1 159-144 GSOUT9 Bits[15:0] for OUT9 47-32 GSOUT2 Bits[15:0] for OUT2 175-160 GSOUT10 Bits[15:0] for OUT10 Bits[15:0] for OUT11 63-48 GSOUT3 Bits[15:0] for OUT3 191-176 GSOUT11 79-64 GSOUT4 Bits[15:0] for OUT4 207-192 GSOUT12 Bits[15:0] for OUT12 GSOUT5 Bits[15:0] for OUT5 GSOUT13 Bits[15:0] for OUT13 95-80 223-208 111-96 GSOUT6 Bits[15:0] for OUT6 239-224 GSOUT14 Bits[15:0] for OUT14 127-112 GSOUT7 Bits[15:0] for OUT7 255-240 GSOUT15 Bits[15:0] for OUT15

Product Folder Links: TLC5948A

Table 7. Grayscale Data Latch Bit Description



First and Second Control Data Latch

The first and second control data latches are 137 bits and 119 bits long, respectively. The first latch contains dot correction (DC) data, global brightness control (BC) data, and function control (FC) data; the second latch contains DC data and global BC data. The DC for each constant-current output and the BC for all constant-current outputs are controlled by the second control data latch. The control data in the first latch are set by the least significant 137 bits from the common shift register at the LAT rising edge when the common shift register MSB is '1'. The 119 bits of DC and BC data from the first control data latch are copied to the second latch when the 65,536th GSCLK occurs or when the BLANK bit in the first control data latch is set to '1'.

When the device is powered up, the data in the first latch (except the BLANK and PSMODE bits of the FC bits) and second latch are random. Therefore, DC, BC, and FC data must be written to the first and second control data latches before turning on the constant-current outputs. The default value of the BLANK bit is '1'. The first and second control data latch configurations are shown in Figure 32.




Figure 32. First and Second Control Data (DC, BC, and FC) Latch Configuration



Dot Correction (DC) Data

DC data are 112 bits long; the data for each constant-current output are controlled by seven bits. Each constant-current output DC is controlled by the second control data latch. Each DC value individually adjusts the output current for each constant-current output. As explained in the *Dot Correction (DC) Function* section, the DC values are used to adjust the output current from 0% to 100% of the maximum value.

The DC data bit assignment in the first and second latches are shown in Table 8. Refer to Table 2 for a summary of the DC data value versus set current value.

Table 8. Dot Correction Data Bit Description

BIT NUMBER	BIT NAME	CONTROLLED CHANNEL	BIT NUMBER	BIT NAME	CONTROLLED CHANNEL
6-0	DCOUT0	DC bits[6:0] for OUT0	62-56	DCOUT8	DC bits[6:0] for OUT8
13-7	DCOUT1	DC bits[6:0] for OUT1	69-63	DCOUT9	DC bits[6:0] for OUT9
20-14	DCOUT2	DC bits[6:0] for OUT2	76-70	DCOUT10	DC bits[6:0] for OUT10
27-21	DCOUT3	DC bits[6:0] for OUT3	83-77	DCOUT11	DC bits[6:0] for OUT11
34-28	DCOUT4	DC bits[6:0] for OUT4	90-84	DCOUT12	DC bits[6:0] for OUT12
41-35	DCOUT5	DC bits[6:0] for OUT5	97-91	DCOUT13	DC bits[6:0] for OUT13
48-42	DCOUT6	DC bits[6:0] for OUT6	104-98	DCOUT14	DC bits[6:0] for OUT14
55-49	DCOUT7	DC bits[6:0] for OUT7	111-105	DCOUT15	DC bits[6:0] for OUT15

Global Brightness Control (BC) Data

Global BC data are seven bits long. The global brightness for all outputs is controlled by the second control data latch. The data are used to adjust the constant-current values for the 16 constant-current outputs. As explained in the *Global Brightness Control (BC) Function* section, the BC values are used to adjust the output current from 25% to 100% of the maximum value. The global BC data bit assignment in the first and second latches is shown in Table 9. Table 3 summarizes the BC data value versus set current value.

Table 9. Global Brightness Control Data Bit Assignment in the Cotrol Data Latch

BIT NUMBER	BIT NAME	CONTROLLED CHANNEL
118-112	BC	BC bits[6:0] for all channels (OUT0-OUT15)



Function Control (FC) Data Latch

The FC data latch is 13 bits long. This latch enables the constant-current outputs, enables the auto display repeat and display timing reset functions, and sets the PWM control mode and the LOD, LSD, and OLD data latch timing. Each function is selected by the first control data latch. When the device is powered on, the data of the FC data in the first control data latch are random (except the BLANK and PSMODE bits) in order to disable all constant-current outputs. The FC data bit assignment in the first control data latch is shown in Table 10.

Table 10. Function Control Data Latch Bit Description

BIT NUMBER	BIT NAME	DEFAULT VALUE (Binary)	DESCRIPTION
119	BLANK	1	Constant-current output blank bit 0 = On, 1 = Off When this bit is '0', all constant-current outputs (OUT0-OUT15) are controlled by the GS PWM timing controller. When this bit is '1', all constant-current outputs are forced off, the GS counter is reset to '0', and the GS PWM timing controller is initialized. When the device is powered on, this bit is set to '1'.
120	DSPRPT	_	Auto display repeat mode enable bit 0 = Disabled, 1 = Enabled When this bit is '0', the auto display repeat function is disabled. Each constant-current output is turned on and off for one display period after the BLANK bit is set to '0'. When this bit is '1', each output is repeated every 65536 GS clocks. When the device is powered on, this bit is random.
121	TMGRST	_	Display timing reset mode enable bit 0 = Disabled, 1 = Enabled When this bit is '0', the GS counter is not reset and the outputs are not forced off even with a LAT rising edge. When this bit is '1', the GS counter is reset to '0' and all outputs are forced off at the LAT rising edge for a GS data write. This function is identical to the BLANK bit. Therefore, a BLANK bit data change is not needed to control the outputs from a controller. PWM control resumes from the next GSCLK rising edge. When the device is powered on, this bit is random.
122	ESPWM	_	ES-PWM mode enable bit 0 = Disabled, 1 = Enabled When this bit is '0', the conventional PWM control mode is selected. When this bit is '1', ES-PWM control mode is selected. If the TLC5948A is used for multiplexing a drive, the conventional PWM mode should be selected to prevent excess on/off switching. When the device is powered on, this bit is random.
123, 124	LODVLT	_	LOD detection voltage selection bits LED open detection (LOD) detects a fault caused by an open LED by comparing the OUTn voltage to the LOD detection threshold voltage. The threshold voltage is selected with these bits. Refer to Table 11 for the detect voltage truth table. When the device is powered on, this bit is random.
125, 126	LSDVLT	_	LSD detection voltage selection bits LED short detection (LSD) detects a fault caused by a shorted LED by comparing the OUTn voltage to the LSD detection threshold voltage. The threshold voltage is selected by these bits. Refer to Table 12 for the detect voltage truth table. When the device is powered on, this bit is random.
127, 128	LATTMG	_	LOD and LSD data reading timing selection bits The LOD and LSD data reading time is selected by these bits. When DSPRPT is '1' and IDMRPT is '0', LOD and LSD data are loaded to the LOD and LSD data latch only once after new GS data are written into the second GS data latch. Refer to Table 13 for the data load timing truth table. When the device is powered on, this bit is random.



Table 10. Function Control Data Latch Bit Description (continued)

BIT NUMBER	BIT NAME	DEFAULT VALUE (Binary)	DESCRIPTION
129	IDMENA	_	Invisible detection mode (IDM) enable bit 0 = Disabled, 1 = Enabled When this bit is '0', IDM is disabled. Therefore, LOD and LSD check the status of the LEDs only at power-up. When this bit is '1', LOD and LSD check the LED status with very small current sinking at OUTn in a specific display segment. LOD and LSD can be checked even if OUTn is off. The current value is set by the IDMCUR bits (bits[132:131]) and the time is set by the LATTMG bits (bits[128:127]) in the function control data latch. Furthermore, the IDM operation is repeated every display period with auto display mode enabled when the IDMRPT bit (bit 130) is set to '1'. When the device is powered on, this bit is random.
130	IDMRPT	_	Invisible detection mode (IDM) repeat bit 0 = Not repeated, 1 = Repeat When this bit is '0', IDM is not repeated. Therefore, LOD and LSD check the status of the LEDs once after the BLANK bit is changed from '1' to '0'. Otherwise, LAT is input for a GS write when TMGRST is '1' or the GS counter is reset at power-up once at the time programmed by LATTMG. IDM is disabled when IDMENA is set to '0' even if this bit is '1'. When this bit is '1', IDM operation is repeated every display period with the auto display mode enabled. LOD and LSD check the LED status at OUT <i>n</i> every display period even if OUT <i>n</i> is off. When the device is powered on, this bit is random.
131, 132	IDMCUR	_	Invisible detection mode (IDM) current select bits The OUTn sink current for IDM can be selected with these bits. Refer to Table 14 for the IDM sink current truth table. When the device is powered on, these bits are random.
133	OLDENA	_	Output leak detection mode (OLD) enable bit 0 = Disabled, 1 = Enabled When this bit is '0', output leak detection (OLD) is not checked and all OLD bits in the status information data (SID) are set to '0'. OLD data are loaded into the OLD data latch at the 65,535th GS clock. OLD data in SID may show the result of the previous display period, depending on the LAT input timing. When this bit is '1', OLD checks the LED status with a small current sourced through OUTn in a display segment. OLD only checks OUTn with GS data set to '0'. When OUTn current leakage is detected, the OLD bit that corresponds to the leaking output is set to '1' in the SID. When IDMENA is '1', OLD operation is disabled even if the OLDENA bit is set to '1' because OLD cannot get a correct result when IDM is enabled. When the device is powered on, this bit is random.
134-136	PSMODE	111	Power-save mode (PSM) selection bits The power-save mode is selected with these bits. Refer to Table 15 and Table 16 for the PSM truth tables. When the device is powered on, these bits are all set to '1'.



Table 11. LOD Threshold Voltage Truth Table

LOI	OVLT	
BIT 124	BIT 123	LED OPEN DETECTION (LOD) THRESHOLD VOLTAGE
0	0	VLOD0 (0.3 V, typ)
0	1	VLOD1 (0.6 V, typ)
1	0	VLOD2 (0.9 V, typ)
1	1	VLOD3 (1.2 V, typ)

Table 12. LSD Threshold Voltage Truth Table

LSDVLT		
BIT 126	BIT 125	LED SHORT DETECTION (LSD) THRESHOLD VOLTAGE
0	0	VLSD0 (0.35 x VCC, typ)
0	1	VLSD1 (0.45 x VCC, typ)
1	0	VLSD2 (0.55 x VCC, typ)
1	1	VLSD3 (0.65 x VCC, typ)

Table 13. LOD and LSD Data Latch Time Truth Table

LATTMG		
BIT 128	BIT 127	LOD and LSD DATA LATCH TIMING
0	0	17th GSCLK after BLANK bit is changed to '0' or GS counter is reset. (1)
0	1	33rd GSCLK after BLANK bit is changed to '0' or GS counter is reset. (1)
1	0	65th GSCLK after BLANK bit is changed to '0' or GS counter is reset. (1)
1	1	129th GSCLK after BLANK bit is changed to '0' or GS counter is reset. (1)

⁽¹⁾ When DSPRPT is '1' and IDMRPT is '0', the resulting LOD and LSD data are loaded to the LOD and LSD data latch only once after new GS data are written into the second GS data latch.

Table 14. IDM Sink Current Truth Table

IDMCUR		
BIT 132	BIT 131	INVISIBLE DETECTION MODE (IDM) SINK CURRENT
0	0	2 μA (typ)
0	1	10 μA (typ)
1	0	20 μA (typ)
1	1	1 mA (typ)



Table 15. PSM Select Truth Table: Bits[135:134]

PSM	IODE	
BIT 135	BIT 134	POWER-SAVE MODE (PSM) FUNCTION
0	0	Power-save mode is disabled in every condition
0	1	When all '0's are written into the second GS data latch, the device goes into power-save mode. When an SCLK rising edge occurs, the device goes to normal operation and starts to control the output current. However, it takes some recovery time (t _{D7}) to resume normal operation after an SCLK rising edge.
1	0	When all '0's are written into the second GS data latch, the device goes into power-save mode. When the data (except all '0's) are written into the second GS data latch, the device goes to normal operation and starts to control the output current. However, it takes some recovery time (t _{D7}) to resume normal operation after the data changes.
1 (default)	1 (default)	Power-save mode is enabled in every condition. When the device is powered up, this mode is selected.

Table 16. PSM Select Truth Table: Bit[136]

PSMODE	
BIT 136	POWER-SAVE MODE (PSM) FUNCTION
0	The GSCLK signal is used for GS timing control in the same manner as in normal mode even if the device is in power-save mode.
1 (default)	When the device is in power-save mode, the GSCLK signal is forced low internally and GS timing control logic is not operational in order to reduce power consumption. However, if the lower two bits of PSMODE (bits[135:134]) are set to '0', the GSCLK signal is not forced low because the PSM is disabled. When the device is powered up, this mode is selected.



STATUS INFORMATION DATA (SID)

The status information data (SID) contain the status of the LED open detection (LOD), LED short detection (LSD), output leakage detection (OLD), pre-thermal warning (PTW), thermal error flag (TEF), and IREF short flag (ISF). When the LAT rising edge for a GS data write is input, the SID overwrite the common shift register data after the data in the common shift register are copied to the GS latch. If the common shift register MSB is '1', the SID data are not copied to the common shift register.

After being copied into the common shift register, new SID data cannot be copied until at least one new bit of data is written into the common shift register. Otherwise, the LAT signal is ignored. To recheck SID without changing the GS data, reprogram the common shift register with the same data currently programmed into the GS latch. When LAT goes high, the GS data do not change, but the SID data are loaded into the common shift register. LOD, LSD, OLD, PTW, TEF, and ISF are shifted out of SOUT with each SCLK rising edge. The SID load configuration and SID read timing are shown in Figure 33 and Table 17, respectively.




Figure 33. SID Load Configuration

Table 17. SID Load Description

COMMON SHIFT REGISTER BIT NUMBER	LOADED SID DESCRIPTION
256	No data loaded
[255:248]	Reserved
[247:240]	LED open detection (LOD) data of OUT[15:8]
	The bit assignment of the output channels is: Bit 240 = OUT8 LOD Bit 241 = OUT9 LOD
	Bit 246 = OUT14 LOD Bit 247 = OUT15 LOD
	0 = Normal operation 1 = LED is open or connected to GND with low resistance
[239:232]	Reserved
[231:224]	LOD data of OUT[7:0]
	The bit assignment of the output channels is: Bit 224 = OUT0 LOD Bit 225 = OUT1 LOD
	Bit 230 = OUT6 LOD Bit 231 = OUT7 LOD Bit data meaning
	0 = Normal operation 1 = LED is open or connected to GND with low resistance
[223:216]	Reserved



Table 17. SID Load Description (continued)

COMMON SHIFT		
REGISTER BIT NUMBER	LOADED SID DESCRIPTION	
[215:208]	LED short detection (LSD) data of OUT[15:8]	
	The bit assignment of the output channels is: Bit 208 = OUT8 LSD Bit 209 = OUT9 LSD	
	 Bit 214 = OUT14 LSD Bit 215 = OUT15 LSD	
	0 = Normal operation 1 = LED is shorted	
[207:200]	Reserved	
[199:192]	LSD data of OUT[7:0]	
	The bit assignment of the output channels is: Bit 192 = OUT0 LSD Bit 193 = OUT1 LSD	
	Bit 198 = OUT6 LSD Bit 199 = OUT7 LSD	
	0 = Normal operation 1 = LED is shorted	
[191:184]	Reserved	
	Output leak detection (OLD) data of OUT[15:8]	
Bits[183:176]	The bit assignment of the output channels is: Bit 176 = OUT8 OLD Bit 177 = OUT9 OLD	
	Bit 182 = OUT14 OLD Bit 183 = OUT15 OLD	
	0 = Normal operation 1 = Output current leaks to GND when the output is off	
Bits[175:168]	Reserved	
	OLD data of OUT[7:0]	
Bits[167:160]	The bit assignment of the output channels is: Bit 160 = OUT0 OLD Bit 161 = OUT1 OLD	
	 Bit 166 = OUT6 OLD Bit 167 = OUT7 OLD	
	0 = Normal operation 1 = LED current leaks to GND when the output is off	
Bits[159:152]	Reserved	
Bit 151	Thermal error flag (TEF) data	
	0 = Normal operation 1 = Higher temperature condition than TEF detected temperature range	
Bit 150	Pre-thermal warning (PTW) data	
	0 = Normal operation 1 = Higher temperature condition than PTW detected temperature range	
Bit 149	IREF short flag (ISF) data, 1-bit data	
	0 = Normal operation 1 = IREF terminal connected to GND with low resistance	
Bits[148:0]	Reserved	



LED OPEN DETECTION (LOD)

LOD detects a fault caused by an LED open circuit or a short from OUT*n* to ground with low resistance by comparing the OUT*n* voltage to the LOD detection threshold voltage. If the OUT*n* voltage is lower than the threshold voltage (set by the LODVLT bits in the first control data latch) when OUT*n* is on, that output LOD bit is set to '1' to indicate an open LED. Otherwise, the LOD bit is set to '0'. LOD data are only valid for outputs that are programmed to be on during the LOD data read selected by the LATTMG bits in the first control data latch. LOD data are latched into the LOD data latch when LOD data are read, as selected by LATTMG. LOD data for outputs programmed to be off at the LOD latch timing are always '0' when IDM is not enabled.

LED SHORT DETECTION (LSD)

LSD data detect a fault caused by a shorted LED by comparing the OUT*n* voltage to the LSD detection threshold voltage level set by LSDVLT in the first control data latch. If the OUT*n* voltage is higher than the programmed voltage when OUT*n* is on, the corresponding output LSD bit is set to '1' to indicate a shorted LED. Otherwise, the LSD bit is set to '0'. LSD data are only valid for outputs that are programmed to be on when the LSD data are read, as selected by the LATTMG bits in the first control data latch. LSD data are latched into the LSD data latch when the LSD data are read, as selected by LATTMG. LSD data for outputs programmed to be off at the LSD latch timing are always '0' when IDM is not enabled.

OUTPUT LEAKAGE DETECTION (OLD)

OLD detects a fault caused by a short with high resistance from OUTn to GND by comparing the OUTn voltage to the LSD detection threshold voltage when the output is off. A small current is sourced from OUTn to detect LED leakage. OLD operation can be disabled by the OLDENA bit. Also, OLD is disabled when the invisible detection mode (IDM) is enabled (see the *Invisible Detection Mode* section). If the OUTn voltage is lower than the programmed LSD threshold voltage, the corresponding output OLD bit is set to '1' to indicate a leaking LED. Otherwise, the OLD bit is set to '0'. The OLD result is valid for disabled outputs only. The OLD data are latched into the OLD data latch at the end of the display period or when BLANK is changed to '1'. Also, the OLD data are latched when the GS data are written if the display timing reset is enabled. OLD data always read '0' when the output GS is not '0', or when OLD is disabled.

INVISIBLE DETECTION MODE (IDM)

IDM can detect LOD and LSD without dependency upon GS data. When the IDM bit in the function control data latch is set, OUT*n* starts sinking the current set by the IDMCUR bits in the function control latch at the first GSCLK; the IDM sink current is turned off at the GSCLK programmed by LATTMG. When the IDM current is turned off, LOD and LSD data are latched into the LOD and LSD data latch. During the IDM timing, the original PWM control continues. When the IDM bit in the control data latch is set to '0', the OUT*n* on/off timing is only controlled by GS data.

LOD and LSD data are not valid for approximately 1 µs after the constant-current output turns on. Therefore, GS data must be set to turn on the output for at least 1 µs. Furthermore, the LOD and LSD latch timing bits (LATTMG) should be set as shown in Equation 4:

The number of GSCLK to obtain valid LOD and LSD = 1 μ s/T_{GSCLK}

where:

$$T_{GSCLK}$$
 = one GSCLK period (4)

If the GSCLK frequency is 33 MHz, the outputs must be on for 33 GSCLK periods or more. Therefore, the LATTMG bits can only be set to '01', '10', or '11'. If the GSCLK frequency is 2 MHz, the outputs must be on for two or more GSCLK periods. In this case, the LATTMG bits can be set to any pattern.



When LOD and LSD data must be read with invisible brightness, the LATTMG bits should be set to the minimum data larger than the calculated number of GSCLK periods defined by Equation 4. IDM does not work in power-save mode. Figure 34 shows the LOD, LSD, OLD, and IDM circuit and Table 18 shows a truth table for LOD, LSD, OLD, and IDM. Refer to Figure 35 for the PWM operation timing.





Figure 34. LOD, LSD, and OLD Circuit

Table 18. LOD, LSD, OLD, ISF, PTW, and TEF Truth Table

SID	CONDITION											
DATA	LOD	LSD OLD		ISF	PTW	TEF						
0	LED is not opened (V _{OUTn} > V _{LOD})	LED is not shorted (V _{OUTn} ≤ V _{LSD})	OUTn does not leak to GND (V _{OUTn} > V _{LSD} when constant-current output off and OUTn source current on)	IREF terminal is not shorted	Device temperature is lower than pre- thermal warning temperature (temperature ≤ T _{PTW})	Device temperature is lower than thermal shutdown threshold temperature (temperature $\leq T_{TEF}$)						
1	LED is open or shorted to GND (V _{OUTn} ≤ V _{LOD})	LED is shorted between anode and cathode, or shorted to higher voltage side (V _{OUTn} > V _{LSD})	Current leaks from OUTn to internal GND, or OUTn is shorted to external GND with high impedance (V _{OUTn} ≤ V _{LSD} when constant-current output off and OUTn source current on)	IREF terminal is shorted to GND with low impedance and OUT <i>n</i> are forced off	Device temperature is higher than prethermal warning temperature (temperature > T _{PTW})	Device temperature is higher than thermal shutdown threshold temperature and driver is forced off (temperature > T _{TEF})						

Submit Documentation Feedback





- (1) Set the current with the external resistor and DC and BC data.
- (2) Select the output current with the IDMCUR bit in the control data latch.
- (3) Select clock time with the LATTMG bit in the control data latch.

Figure 35. PWM Operation Timing



POWER-SAVE MODE (PSM)

The power-save mode control bits are assigned in the function control data latch. The device dissipation current becomes 10 μ A (typ) in this mode. When the two lower bits in PSMODE are '01', '10', or '11', the power-save mode is enabled. When the lower two bits are '01' or '10', and if all '0' data are written in the second GS data latch, the TLC5948A goes into power-save mode. When an SCLK rising edge is generated with the lower two PSMODE bits (bits[135:134]) set to '01', the device leaves PSM for normal operation. OUT*n* are turned on at the first GSCLK of the next display period after the device has left PSM. Figure 36 shows the power-save mode timing diagram.




Figure 36. Power-Save Mode Timing (Bits 135 and 134 = 01)

Product Folder Links: TLC5948A

Submit Documentation Feedback




CURRENT REFERENCE (IREF PIN) SHORT FLAG (ISF)

The ISF function indicates that the IREF terminal is shorted with low impedance to GND. The ISF bit in the SID is set to '1' during this condition. Then all outputs, OUT*n*, are forced off. See Table 18 for the ISF truth table.

PRE-THERMAL WARNING (PTW)

The PTW function indicates that the device junction temperature is high. The PTW in the SID is set to '1' while the device junction temperature exceeds the temperature threshold ($T_{PTW} = +138^{\circ}C$, typ); however, the outputs are not forced off. When the PTW is set, the device temperature should be reduced by lowering the power dissipated in it to avoid a forced shutdown by the thermal shutdown circuit. This reduction can be accomplished by lowering the GS, DC, or BC data values. When the device junction temperature drops below the T_{PTW} temperature, the PTW bit in the SID is set to '0'. Figure 37 shows a timing diagram; see Table 18 for the PTW truth table.



- (1) This internal signal is reset when LAT is input for a GS write with the display timing reset enabled.
- (2) The PTW bit in SID is reset to '0' at the LAT rising edge for a GS data write if the device junction temperature is below t_{PTW}.
- (3) The PTW bit is set to '1' when the device junction temperature is greater than t_{PTW} .
- (4) The TEF bit in SID is reset to '0' at the LAT rising edge for a GS data write if the device junction temperature is below t_{TEF}.
- (5) OUT0 to OUT15 are forced off when T_J exceeds t_{TFF}. Furthermore, the TEF bit is set to '1' at the same time.
- (6) OUT0 to OUT15 are turned on at the first GSCLK rising edge if the device junction temperature is below t_{TEF} with BLANK set to '0'.

Figure 37. PTW, TEF, and TSD Timing



THERMAL SHUTDOWN (TSD) AND THERMAL ERROR FLAG (TEF)

The TSD function turns off all constant-current outputs on the device when the junction temperature (T_J) exceeds the threshold ($T_{TEF} = +165^{\circ}C$, typ) and sets TEF to '1'. All outputs are latched off when TEF is set to '1' and remain off at least until the next GS cycle starts and the junction temperature drops below ($T_{TEF} - T_{HYST}$). TEF remains '1' until a LAT rising edge occurs and the temperature is reduced. TEF is set to '0' once the junction temperature drops below ($T_{TEF} - T_{HYST}$), but the output does not turn on until the first GSCLK in the next display period occurs even if TEF is set to '0'. See Figure 37 for a timing diagram; refer to Table 18 for the TEF truth table.

NOISE REDUCTION

Large surge currents may flow through the device and the board on which the device is mounted if all 16 outputs turn on simultaneously at the start of each GS cycle. These large current surges could introduce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5948A independently turns the outputs on with a delay for each group to provide a soft-start feature. The output current sinks are grouped into four groups in each color group. The first output group that is turned on/off are OUT0, 7, 8, and 15; the second output group is OUT1, 6, 9, and 14; the third output group is OUT2, 5, 10, and 13; and the fourth output group is OUT3, 4, 11, and 12. Each output group is turned on and off sequentially with a small delay between the groups. However, each output on/off is controlled by the GS clock.

Copyright © 2012, Texas Instruments Incorporated



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

 Updated Figure 11 Changed GSCLK description in Pin Descriptions table Updated Equation 2 Updated Figure 32 Changed bit 122 description in Table 10 	ha	I (March 2012) to Revision A Page
 Updated Equation 2 Updated Figure 32 		11
Updated Figure 32		escription in Pin Descriptions table
Changed bit 122 description in Table 10		
		scription in Table 10



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5948ADBQ	ACTIVE	SSOP	DBQ	24	50	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5948A	
TECS940ADBQ	ACTIVE	330F	DBQ	24	30	Kurio & Green	NIFDAU	Level-2-200C-1 TLAN	-40 10 03	1E03946A	Samples
TLC5948ADBQR	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5948A	Samples
TLC5948APWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5948A	Samples
TLC5948APWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5948A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	Турс	Drawing				W1 (mm)	()	()	(11111)	()	()	Quadrant
TLC5948ADBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC5948APWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 30-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5948ADBQR	SSOP	DBQ	24	2500	853.0	449.0	35.0
TLC5948APWPR	HTSSOP	PWP	24	2000	853.0	449.0	35.0

4.4 x 7.6, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated